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This thesis addresses the possibility of using organic materials to make a nonvolatile 
memory device by combining a ferroelectric and a semiconductive polymer. It is 
conceivable that such a memory device could be made by solution-processing techniques, 
which would enable its use in ultra-low-cost applications. One of the main applications that 
one can conceive for such polymer memory devices is low-cost mass data storage. For this 
application it would have to compete with Flash memory technology (currently a 
multibillion euro market) by offering lower production costs. Another major application is 
integrated memory. An important example of this is the plastic RFID (radio-frequency 
identification) tag. These tags are small integrated circuits that communicate with a reader 
via radio communication, to send and receive information stored in its memory. The 
intended purpose of the plastic tags is to replace bar codes. RFID tags produced by 
traditional silicon technologies cost at least €0.25 per tag. In order to compete with bar 
codes, it is estimated that the purchase price of the tags must come down to a few cents or 
less. This is unattainable with traditional silicon technology, but it may be possible to 
achieve this by using organic materials that are processed with low-cost solution-based 
techniques. These low-cost RFID tags could have spin-off applications in many areas: The 
package transport sector could use them to track items; Food packages could be tagged so 
that a computerized refridgerator could sense its own contents and give a warning when a 
product has reached its use-by date; Medicine packages could be tagged to enable an 
automated way of checking whether patients are taking their medication. In order to explain 
how the device is supposed to work, we first introduce ferroelectricity and ferroelectric 
polymers. This is followed by conjugated polymer semiconductors and their charge 
transport properties in field-effect transistors. We end with an introduction to the polymer 
ferroelectric field-effect transistor, which was the main aim of the work, and a short 
summary of the thesis. 
 
ii. Ferroelectric thin film capacitors 
Ferroelectricity was discovered in 1922 in Rochelle salt (KNa(C4H4O6)·4H2O). It was 
found that the “electrical properties of Rochelle salt crystal are analogous to the magnetic 
properties of iron, the dielectric displacement D and polarization P varying with the electric 
field E in the same general manner as B and I vary with H for iron, and showing an electric 
hysteresis with loops distorted by an amount corresponding to the permanent polarization 
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P0” [1]. Ferroelectricity remained a curiosity for a long time after 1922 because there were 
only two known ferroelectric materials: Rochelle salt and potassium dihydrogen phosphate 
(KH2PO4) [2]. The discovery of ferroelectricity in barium titanate (BaTiO3) in 1944 and 
other ceramics in later years, most notably the lead zirconate titanate (Pb(Zr,Ti)O3, PZT) 
family of materials, induced a surge in research efforts toward the phenomenon. These 
modern ferroelectric materials are now used for a vast array of applications including 
transducer, acoustic sensor and memory. Ferroelectrics are also used as model systems for 
studying solid-solid phase transitions by taking advantage of the ferroelectric-paraelectric 
phase transition at the Curie temperature. 
Let us consider two metal plates in close proximity in a vacuum. With a voltage 
difference V applied to the plates, an electric field E arises in the vacuum equal to 
 
d
VE −= ,   (1) 
 
with d the separation length. A charge of ±Q accumulates in both plates. The amount of 
charge per surface area or charge displacement is 
 
ED 0ε= ,   (2) 
 
with ε0 the dielectric permittivity of free space. When the vacuum is replaced by a dielectric 
medium then ε0 is increased to the permittivitiy εdi of this dielectric. This value is 




ε dik = .   (3) 
 
If we consider a constant E then it can be seen from Equation 2 that the effect of 
introducing a dielectric is that D increases. This is because the dielectric, in response to the 
applied field, polarizes in the opposite direction of the applied field which counteracts the 
applied electric field so that an additional amount of charge accumulates in the electrodes in 
order to maintain the same electric field. The explanation for this opposite effect can be 
envisaged by noting that a positive charge in the metal electrode will attract a negative 
charge in the dielectric through Coulomb attraction. For a ferroelectric capacitor, 
Equation 2 becomes 
 
 PED di += ε ,   (4) 
 
with an additional polarization P. This polarization arises due to internal dipole moments 
that can change their direction up or down, depending on the sign of an applied field. The 
macroscopic polarization P is determined by the size of the dipole moments, their 
orientation and their surface area density. Polarization P is hysteretic, which means that it 
does not depend on the instantaneous applied field, but on the history of the applied field. 
This behaviour can be described by the Preisach model, which consists of an ensemble of 
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individual hysteretic elements [3]. At high applied fields, polarization P saturates because 
the finite number of dipole moments are all aligned. The remanent polarization Pr and the 
coercive field Ec are measured in the saturated regime.  
 A standard method for measuring Pr and Ec is with a Sawyer-Tower circuit [4], 
which is illustrated in Figure 1a. A sinusoidal voltage signal is applied to one of the 
electrodes of the ferroelectric capacitor and the amount of charge displacement in the other 
electrode is measured using the voltage it creates over a reference capacitor connected in 
series. A typical measurement result is depicted in Figure 1b. At a low voltage level of 5 V, 
only a linear component is measured. Evidently, the electric field is not high enough to 
affect P. A hysteretic response starts to appear at 10 V and between 15 and 20 V the signal 
saturates. As indicated in Figure 1b, the total height of the saturated loop at zero field is 2Pr 
and the total width of the loop at zero displacement charge D is 2Ec. 
iii. Ferroelectricity in P(VDF-TrFE) thin film capacitors 
Poly(vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)) is a copolymer of 
polyvinylidene fluoride (PVDF) and polytrifluoroethylene (PTrFE). Its molecular formula 
is presented in Figure 2. PVDF is produced on an industrial scale and sold with brandnames 
such as Solef and Kynar. One of the main applications is as a protection coating, due to its 
abrasion resistance, stiffness, nonflammability, high chemical stability and radiation 
tolerance. It can be processed from the melt to get any shape required. When cooled from 
the melt, the crystalline phase in this semicrystalline material attains the α polymorph in 
which the polymer chain its stereochemical conformation is alternatingly trans and gauche 
[5]. With operations such as annealing, poling and film stretching one can obtain at least 4 
different polymorphs. The most interesting polymorph in the present context is the 
β polymorph in which the chain conformation is all-trans. This is because the β polymorph 
has the highest ferroelectric response, due to an optimal alignment of all the dipole 
Figure 1 a, Sawyer-Tower circuit in which a sinusoidal voltage signal is applied to a ferroelectric capacitor. The 
displacement charge is measured using the voltage buildup on a reference capacitor that is connected in series. The 
voltage drop over the reference capacitor is minimized by using a large reference capacitor. b, Displacement D vs. 
applied voltage V hysteresis loop measurements using a Sawyer-Tower circuit. Scanning voltage levels of 5 V, 
10 V, 15 V and 20 V are included to show that the ferroelectric polarization first appears and then saturates. 
(a) (b)
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moments in the crystal unit cell. These dipoles extend from the electronegative fluoride 
atoms to the slightly electropositive hydrogen atoms perpendicular to the polymer chain 
direction. 
In order to obtain the β polymorph directly from solution, PVDF is copolymerized 
with PTrFE. This is said to enhance the all-trans conformation associated with the 
β polymorph because PTrFE has three fluoride atoms per monomer, which are larger than 
hydrogen and therefore induce a stronger steric hindrance. The ferroelectric phase is 
obtained for molar ratios between 50 and 80 % of PVDF [6]. The solution-processability 
enables the use of spin coating and other techniques to produce ferroelectric polymer films. 
The P(VDF-TrFE) films used for this thesis were all spin coated, as illustrated in Figure 3. 
A solution is deposited onto the substrate, which is then spun around at a high speed so that 
the solution is spread out by the centrifugal force. Excess solution flies off the substrate and 
simultaneously, some of the solvent evaporates. The evaporation process raises the 
concentration and the viscosity of the remaining solution. This high viscosity prevents the 
solution from exiting the substrate and a thin film of solution remains. Continued spinning 
evaporates the rest of the solvent after which a thin film of polymer is obtained. Spin 
coating is a widely used technique in the semiconductor industry for the deposition of 
polymer resist layers which take part in the lithographic patterning process. 
Figure 4 illustrates the ferroelectric switching mechanism in P(VDF-TrFE). The 
dipole moment direction is changed by a rotation of the molecule. This rotation is 




















Figure 2 Chemical formulas and names of several molecules. Abbreviated names are included in parentheses. 
Figure 3 Illustration of the spin coating technique. A solution containing a polymer is deposited on a substrate, 
which is then spun round at a high speed. Excess solution flies away and the solvent evaporates, leaving a polymer 
film behind. 
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∞= ,  (5) 
 
with an activation field Ea of 0.85 GV/m and t∞ the switching time at infinite field of 10 ns 
[7]. tsw is defined here as the time between the start of an applied voltage pulse and a peak 
maximum of ∂D/∂log(t). The switching process occurs by nucleation of small reversed 
domains followed by domain growth. The time limiting factor for switching in P(VDF-
TrFE) is the nucleation process, regardless of the applied field. The nucleation process is 
thermally activated, which is represented in Equation 5 by the temperature dependence of 
Ea. Consequently, the switching time increases with decreasing temperature. The coercive 
field Ec arises from Equation 5 through the exponential decrease of the switching time with 
increasing field. At a field of 30 MV/m, the switching time is 6 hours, which is much 
longer than any normal measurement timescale and therefore not noticeable. At one 
particular field the switching time will become fast enough. This is at around the coercive 
field of 50 MV/m in P(VDF-TrFE). 
If one compares the properties of P(VDF-TrFE) to the inorganic ferroelectric PZT, 
then the most important differences are that the coercive field is higher, the remanent 
polarization is lower, the switching time is longer and the required annealing temperature is 
lower. The low annealing temperature is advantageous because it makes it easier to 
combine the material with other materials and processes. Another important difference is 
that the material is a wide bandgap insulator, while PZT is usually semiconductive due to 
imperfections created during crystal growth. Besides P(VDF-TrFE) there are also nylon-
based and other ferroelectric polymers, but they mostly have a lower performance. The 
switching time of ferroelectric nylons for example, is known to be longer by four orders of 
magnitude than that of P(VDF-TrFE) at the same applied field [5]. 
P(VDF-TrFE) is the only known ferroelectric polymer that has a measurable Curie 
temperature TC which marks a transition from a ferroelectric to a paraelectric phase. The TC 
increases with increasing VDF content from 70 °C at 50 mol% to 140 °C at 80 mol%. Pure 
PVDF has a TC that is above its melting temperature, so this transition is not accessible with 
experiments. At the Curie transition, the crystal structure has an order-disorder type 
transition. The disorder is introduced in the conformation of the molecules, which take on a 
random mixture of trans and gauche combinations [6]. The material becomes paraelectric 
because the sum of a randomly distributed dipole moment direction is zero. 
Figure 4 Artistic impression of how a ferroelectric switching event may occur in P(VDF-TrFE). On the left, the 
carbon backbone has the larger fluoride atoms on top and the smaller hydrogen atoms below. The molecule is 
turned upside down on the right by a gradual rotation.
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iv. Conjugated polymer semiconductors 
A conjugated polymer has a carbon atom backbone in which there is an alternation of single 
and double bonds, as illustrated with the molecule all-trans-polyacetylene in Figure 2. 
Metallic-like electronic conduction in the conjugated polymer polyacetylene was first 
reported in 1977 [8]. This discovery was awarded with a Nobel prize in the year 2000 
because conjugated polymers became an important scientific field in terms of practical 
applications and interdisciplinary development between chemistry and physics. Some 
applications for metallic-like conjugated polymers are corrosion protection, electromagnetic 
shielding and printable interconnects. Conjugated polymer semiconductors are being used 
for lighting applications and flexible integrated circuits. It is an interdisciplinary field 
because the physical properties of conjugated polymers can be tailored by altering their 
chemical structure and by electrochemical doping. 
The carbon atom in its ground state has an electron configuration of 1s2 2s2 2p2, so 
of the valence orbitals, the 2s orbital is filled and two out of three p orbitals are half-filled. 
The presence of two unpaired electrons would suggest that carbon normally forms two 
chemical bonds. However, carbon usually forms four bonds and this can be explained by a 
concept called promotion. For carbon, it is energetically favourable to promote one 2s 
electron to the third unfilled 2p orbital to create four half-filled orbitals because it enables 
the ability to form four chemical bonds. The energy investment required is less than what is 
obtained by the increased number of bonds. The way that carbon bonds to other atoms is 
often described using the concept of hybridization. The idea is that the four half-filled 
orbitals created by the promotion can form new hybrid orbitals that are linear combinations 
of the participating atomic orbitals. For example, the hybridization state sp3 implies that the 
four atomic orbitals form four hybrid orbitals. These hybrid orbitals can form bonds by 
combining with orbitals on another atom. Examples of compounds with sp3 hybridized 
carbon are simple alkanes such as methane (CH4) and polyethylene ((CH2CH2)n). Alkane 
Figure 5 Three twin lobes that represent the approximate shape of p-orbitals. They are aligned in the vertical 
direction. 
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polymers such as polyethylene are usually good insulators, i.e. they conduct very little 
current even at high electric fields.  
The hybridization state of the alternatingly single and double bonded carbon atoms 
in conjugated molecules is sp2. In this hybridization state, one s orbital and two p orbitals 
form three hybrid orbitals and one p orbital is left over. The three hybrid orbitals form 
σ bonds, two with neighbouring carbon atoms and one with a third atom. They are called 
σ bonds because their symmetry resembles that of an s orbital (they have cylindrical 
symmetry along the bond direction). The left over p orbitals can combine to form π orbitals, 
which have a symmetry that resembles that of p orbitals. The shape of these p orbitals is 
illustrated in Figure 5. The fact that the lobes extend perpendicular to the chain direction 
promotes a planar chain conformation because this gives the highest p orbital overlap. The 
π orbitals have a delocalized character, which means that the electrons that occupy these 
orbitals are shared throughout the whole molecule. The consequences of this delocalization 
can be illustrated using Hückel theory. 
 
Hückel theory 
This theory is actually a set of approximations in the framework of molecular orbital (MO) 
theory that apply specifically to conjugated molecules [9]. MO theory describes the 
structure of the electron orbitals in molecules as linear combinations of the atomic orbitals. 
For example, a MO of H2 that originates from the same 1s atomic orbital ψ1s on two 
hydrogen atoms A and B can be written as 
 ( )BsAsN ,1,1 ψψψ += ,  (6) 
 
with N a normalization factor. This orbital is a bonding orbital, which means that occupying 
the orbital lowers the energy of the molecule relative to the energy of the separated atoms. 
The number of atomic and molecular orbitals should be equal, so H2 must have a second 
MO. This MO is 
 ( )BsAsN ,1,1 ψψψ −=′ ,  (7) 
 
which is an antibonding orbital; occupying it increases the energy of the molecule. This is 
partly due to the fact that an antibonding electron is absent in the internuclear region and 
does not shield the electrostatic repulsion of the atom cores. In Figure 6 we present the 
molecular orbital energy-level diagram of H2. The two H1s orbitals combine to form a 




Figure 6 Molecular orbital energy-level diagram of H2. The two H1s orbital levels on either side of the figure 
combine into the bonding orbital σ and the antibonding orbital σ* in the middle. The bonding orbital is occupied 
by two electrons. 
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its disposal, which fill the lower orbital in accordance with the Pauli exclusion principle: a 
maximum of 2 electrons per orbital, with antiparallel spin orientation. He2 has the same 
diagram but it has two extra electrons at its disposal, which fill the antibonding orbital. The 
energy increase from filling the antibonding orbital more than negates the energy decrease 
from filling the bonding orbitals. This explains why He2 is not a stable molecule. 
 Hückel theory considers the π bonds as being completely separate from the 
σ bonds and the σ bonds are considered as fixed. For the smallest possible conjugated 
molecule ethene (CH2=CH2), this means that we only need to consider the two C2p orbitals. 
Similar to the above discussion, these two orbitals form a bonding and an antibonding 
orbital and because there are two electrons available, only the bonding orbital is filled. 
Hence, ethene is a stable molecule. The energy levels of these orbitals can be calculated by 
finding a set of coefficients to linearly combine the atomic orbitals in a way that has the 
minimal energy. With the approximations of Hückel theory, this can be done by solving a 
relatively simple secular determinant. It is also quite easy to extend the calculation to a 
conjugated polymer with an arbitrary length [10]. The results are illustrated in Figure 7. On 
the left, we see the bonding and antibonding orbitals of ethene. As the chain length of the 
molecule is increased from left to right, one observes an increase of the spread of the 
energy levels. This spread is limited by a resonance integral, which depends on the amount 
of overlap between the atomic orbitals. If we keep on increasing the chain length, the effect 
of this limitation is that the energy levels approach each other. One can imagine that this 
will eventually lead to the formation of an energy band, as illustrated on the right side in 
Figure 7 where the energy-level diagram for a chain length of 16 is depicted. In the lowest 
energy configuration, the lower half set of orbitals is filled and the upper half is unfilled. 
This energy band diagram is similar to the valence and conductance band diagram that is 
familiar to us from descriptions of other semiconductors. The emergence of energy bands 
allows us to use the classical description of a semiconductor. However, Hückel theory 
erroneously predicts that the bandgap becomes insignificantly small as the polymer chain 
length becomes larger. The bandgap is defined by the energy difference between the 










n = 2 n = 3 n = 4 n = 16
HOMO
LUMO
Figure 7 Molecular orbital energy-level diagrams derived from Hückel theory of linear conjugated alkenes 
(ethene, propene, butadiene) with n the number of carbon atoms in the molecule. The π* orbitals are antibonding. 
For n = 16 the lower half of orbitals are occupied in the ground-state, which is indicated by the gray rectangle. 
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(LUMO). Optical absorption experiments have shown that the bandgap indeed decreases in 
the series ethene, butadiene, hexatriene, but not in the way predicted by theory: At some 
point, longer conjugation does not decrease the bandgap anymore [11]. This convergence is 
also confirmed by more advanced theoretical predictions. This shows that conjugated 
polymers are intrinsically semiconductors. 
One can change the semiconducting properties by changing the chemical nature of 
the conjugated polymer, for example by incorporating cyclic conjugated systems into the 
carbon backbone. One can also increase the charge carrier doping level by oxidizing the 
polymers with halogen gases or by other electrochemical means. The metallic-like 
conduction in polyacetylene mentioned above was obtained with halogen gases. The 
halogen molecule removes an electron from a polymer chain to create an immobile 
negatively charged halogen ion and a mobile positive charge on the polymer chain. 
 
v. Metal-insulator-semiconductor diodes and field-effect transistors 
Here we introduce two device structures and in the next section we apply them to 
conjugated polymers. If one replaces an electrode plate of a capacitor with a semiconductor 
layer then the charge displacement described by Equation 2 will be induced in a 
semiconductor. To do this, one does need to apply electrode contacts to the semiconductor 
to transport the charge in and out of the semiconductor. Two structures of this kind are 
depicted in Figure 8: a metal-insulator-semiconductor (MIS) diode and a field-effect 
transistor (FET). Both devices have a gate electrode below an insulator layer that separates 
it from a semiconductor layer. The MIS diode has one semiconductor contact electrode, but 
the FET has two semiconductor contacts called source and drain. The area in between the 
source and drain near the insulator is called the semiconductor channel. Both structures are 
widely used in the semiconductor industry. MIS diodes are the active devices in CCD 
cameras and FETs are the basis for the integrated logic circuits in today’s computer chips. 
The FETs in computer chips are a bit more complicated than depicted here, but the basic 
working mechanisms are the same. 
Figure 8 General device structure of a metal-insulator-semiconductor (MIS) diode (left) and a field-effect 
transistor (FET, right). Both structures have a gate electrode below, then an insulator layer, followed by a 
semiconductor layer. The MIS diode has a semiconductor contact electrode on top. The FET has two 
semiconductor contacts called source and drain. The area in between these electrodes is called the semiconductor 
channel. 
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We will briefly examine the functionality of MIS diodes and FETs. The presented examples 
focus on a semiconductor that is unintentionally doped and p-type because this is the most 
relevant case for this thesis [12,13]. In order for the devices to work as intended, one first of 
all needs adequate charge transport between the semiconductor contacts and the 
semiconductor, i.e. the transport across the interface should not be limited by a Schottky 
barrier. A Schottky barrier can arise in the following way: When the metal and 
semiconductor are brought into contact their Fermi energy levels will align. The Fermi 
energy is the energy up to which the energy bands of a material are occupied. At zero 
temperature, it is equal to the top of the valence band, but it is higher at nonzero 
temperatures. If the two materials have unequal Fermi energy levels, the Fermi energy 
leveling will result in a charge flow across the interface. This can result in the formation of 
a region with a depletion and/or accumulation of holes and electrons in the semiconductor 
near the interface, which can hinder the flow of either holes or electrons across the interface. 
We therefore assume that the metal work function is equal to or higher than that of the p-
type semiconductor, to avoid this problem. In other words, we assume that current is 
limited by the semiconductor bulk, not by charge injection. In this situation, the metal 
electrode is called an Ohmic contact. 
Figure 9 presents energy-band diagrams for a metal-insulator-semiconductor 
structure at three different gate bias conditions. The semiconductor contact can be 
disregarded assuming that it is Ohmic. Figure 9a presents the situation when the voltage 
difference applied to the gate electrode and the semiconductor contact is zero. We assume 
that the Fermi energies of the gate electrode and the semiconductor contact are about the 
same, so that the semiconductor energy bands are in their intrinsic state. An applied gate 
bias can stabilize or destabilize the occupation of states within the bandgap. Consequently, 
the conduction and valence band will bend either up- or downwards at the semiconductor-
insulator interface, depending on the sign of the applied gate bias. In Figure 9b, a negative 
bias is shown to bend the bands upwards. Because this brings the valence band closer to the 
Fermi energy level, positive charge carriers accumulate at the semiconductor-insulator 
interface. The conduction band on the other hand, is bended further away from the Fermi 
level which leads to electron depletion. In Figure 9c, a positive gate bias bends the bands 
downwards, which depletes the interface of positive charge carriers. The downward 















Figure 9 Energy-band diagrams of a metal-insulator-semiconductor structure at several gate voltages. The 
semiconductor is p-type. EV, EF and EC indicate the energy levels of the top of the valence band, the Fermi energy 
and the bottom of the conduction band, respectively. a, At zero gate voltage the energy bands of the 
semiconductor are in their intrinsic state. b, A negative gate voltage bends the energy bands of the semiconductor 
upwards, which results in hole accumulation. c, A positive gate voltage bends the bands downwards and depletes 
the semiconductor.
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because the distance to the Fermi energy remains large. The available electrons do not have 
enough energy to occupy the newly formed states. 
 Having established the gate field-effect induced band bending in a semiconductor, 
we now qualitatively evaluate its effects in measurements. Figure 10 presents two examples 
of measurements on MIS diodes and FETs. Figure 10a depicts the gate voltage dependence 
of the MIS diode capacitance. The maximum capacitance is obtained at negative gate 
voltages and is equal to the insulator capacitance Ci. As the gate voltage is brought from the 
negative to the positive and the semiconductor becomes partially depleted, the depletion 
layer acts as a capacitance in series with the insulator. The minimum capacitance is 
obtained when the semiconductor layer is fully depleted. This capacitance value is 
determined by the layer thicknesses and dielectric constants of the insulator and 
semiconductor layers. Obviously, the most interesting part of this curve is in between full 
depletion and accumulation. One can apply a so-called Mott-Schottky analysis to derive 
several properties of the semiconductor such as the doping density (the number of mobile 
charge carriers per unit of volume). The derived information is complementary to the 
information that can be derived from FET measurements, which makes the MIS diode a 
valuable analytical tool. 
Figure 10b presents a transfer curve measurement on a FET. This measurement 
represents the gate voltage dependence of the current that results from applying a fixed 
voltage difference between the source and the drain. The current response reflects the 
charge carrier accumulation and depletion in response to the gate bias. At negative gate 
bias, the accumulation induces a high drain current and at positive gate bias, the current 
becomes essentially zero. One can compare the working mechanism of a FET with a valve: 
the gate electrode is a tap that controls the current flow between source and drain. The drain 
voltage used here is small compared to the gate voltage so that the charge carrier 
accumulation is uniform along the semiconductor channel. Consequently, the drain current 
scales linearly with the drain voltage, just like a normal resistor. The drain current saturates 
at high drain biases because this bias counteracts the gate bias locally at one of the 
semiconductor contacts. 
(a) (b)
Figure 10 a, Example capacitance-voltage measurement on a MIS diode. C is the device capacitance and VG is the 
gate voltage. The vertical scale is divided by the insulator capacitance Ci. b, Example transfer curve measurement 
on a FET which represents the gate voltage dependence of drain current ID. 
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The strength of the field-effect exerted by the gate bias is a product of the gate bias 
VG and the gate insulator capacitance per unit area Ci. This product is an amount of charge 
per unit area, or charge displacement D. An important semiconductor material parameter is 
the mobility, which corresponds to the ease with which the charge carriers move under the 
influence of an applied field. In the linear regime, this parameter can be derived in the 
following way: If we increase the gate bias VG with a small amount δVG, then D will 
increase by CiδVG. And if the additional charge carriers have a mobility µ then the drain 
current will increase by 
 
GDiD VVCL
WI δµδ = ,  (8) 
 
with W and L the width and length of the semiconductor channel, respectively. It follows 













Lµ .  (9) 
 
For logic circuit applications, FETs should have a high mobility so that they can be 
switched on and off as fast as possible. However, a more important parameter is the 
transconductance which is the product of the mobility and the gate dielectric capacitance. 
The transconductance is essentially the amplification factor of the transistor. The higher this 
value, the more effect a given gate voltage change will have on the drain current. 
 
vi. Conjugated polymer based field-effect transistors 
The first report on a conjugated polymer based FET was published in 1986 and used a 
polythiophene as the semiconductor layer, a SiO2 gate insulator layer and gold contacts [14]. 
Gold contacts are often used for polymer based FETs because its workfunction of around 
5 eV creates an Ohmic contact with conjugated polymers such as polythiophene since they 
typically have an ionization potential of around 5 eV. The transistor measurements were 
performed in vacuum because conjugated polymers can be affected by atmospheric 
conditions; they either photo-oxidize or reach a higher doping level. The reported field-
effect mobility for holes was in the range of ~10-5 cm2/Vs. As a comparison, pure silicon 
has a hole mobility of 450 cm2/Vs [12]. The extremely low mobility was attributed to the 
fact that the polythiophene is an amorphous material with a very low doping level. The next 
section discusses this issue further. 
The mobility is not only affected by the properties of the conjugated polymers. It 
has been shown that the gate insulator-semiconductor interface is another important factor. 
An interface roughness higher than ~1 nm can drastically reduce the mobility due to charge 
carrier trapping, according to several reports [15,16]. Insulator layers with a high dielectric 
constant can negatively affect the mobility because they usually have randomly oriented 
dipole moments near the interface, which increase the energetic disorder inside the 
semiconductor [17]. The importance of the gate insulator is most evident for n-type 
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conduction in conjugated polymers. A general observation of this type of conduction has 
only recently been achieved with a specific choice for an insulator material [18]. 
 
Vissenberg model 
One of the most successful models that describe the charge transport in disordered organic 
transistors quantitatively is the Vissenberg model [19]. It is based on the premise that the 
charge carriers occupy and hop between localized states with a temperature-activated 
hopping process. The physical origin of this behaviour is addressed in the following 
discussion. There is ample evidence that on a molecular scale, charge transport in 
conjugated polymers is polaron-based [20]. Polarons are charge carriers that are localized 
on a polymer chain and whose charge deforms the local molecular conformation. The 
interaction of polarons with the molecule is one step towards explaining why the mobility 
in conjugated molecules is much lower than in silicon, where the charge carriers are 
essentially free to move around. However, the mobility is not limited by polaron mobility in 
a molecule but by intramolecular charge transport. The electronic overlap between polymer 
chains is very limited, because conjugated polymer materials generally have a high degree 
of disorder. The disorder is facilitated by the weak van der Waals interactions that hold the 
materials together. The net effect of the disorder is that the charge carriers occupy localized 
states between which they need to hop. The localization may be further enhanced by kinks, 
twists or chemical defects along the polymer chain which interrupt its conjugation. Because 
the hopping process is the limiting factor, the charge transport can be described by 
considering only this part of the transport conveyor belt. 
 Figure 11a illustrates the envisioned hopping process. The disordered polymer 
chains form a spaghetti-like mesh which creates a discontinuous energy landscape for a 
charge carrier. The localized states are expected to have a distribution of states with 




(a) (b) (c) (d)
Figure 11 a, A random mesh of polymer chains in which charge carriers hop between localized states. b, The 
HOMO and LUMO levels of the localized states have a Gaussian distribution. c, Transport occurs in the upper tail 
of HOMO. The shape is approximated by an exponential. Here the gate voltage and the charge carrier density is 
low, which means that the energy barrier for hopping transport is relatively high. d, A high gate voltage and charge 
carrier density lowers the energy barrier for hopping transport. 
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different energies. This distribution or density of states (DOS) is usually approximated by a 
Gaussian, as presented in Figure 11b. Hole transport is expected to occur in the upper tail of 
the Gaussian DOS of the HOMO level. In the Vissenberg model, the shape of this tail is 
approximated by an exponential DOS, like in Figure 11c and d. The model describes the 
transport as equivalent to transport through a resistor network where the nodes of the 
network have different energies according to the exponential DOS [21]. The percolation 
criterion through the network is then related to the temperature, the position of the Fermi 
level, and the width of the exponential tail of the DOS. The particular type of hopping used 
in the model is called variable-range hopping, which means that a carrier can either hop a 
small distance with a high activation energy or hop over a long distance with a low 
activation energy. One of the most important consequences of the model is that the 
effective charge carrier mobility increases with increasing charge density, i.e. the mobility 
is gate voltage dependent. This is because the additional charges on average occupy higher 
energy sites and therefore require less energy for hopping transport. This effect is illustrated 
in Figure 11d. 
 The formula that is eventually derived describes the drain current dependence on 





















































































with L and W the length and width of the channel, VD the drain voltage, ε0εr the dielectric 
constant of the semiconductor, e the elementary charge, kB the Boltzmann constant, T0 the 
width of the exponential density of states for holes, Bc a critical number for the onset of a 
percolating conduction path of 2.8, α–1 the effective overlap parameter between localized 
states, Ci the insulator capacitance per unit area and Vso the switch-on voltage [22]. The 
parameters can be determined experimentally by fitting the formula to transfer curves that 
were measured at several different temperatures. 
 
Conjugated polymers used for this thesis 
Figure 2 presents the chemical structures of the conjugated polymers poly[2-methoxy, 5-
(2΄-ethyl-hexyloxy)-p-phenylene-vinylene] (MEH-PPV) and poly(3-hexylthiophene) 
(P3HT), that were used for this thesis. MEH-PPV is a PPV derivative that is often used for 
polymer light-emitting diode (PLED) applications. The first report on PLEDs in 1990 used 
a PPV [23]. These PLEDs are currently starting to be sold commercially, integrated in a 
variety of products. MEH-PPV has been tailored for solution-processabilty. The sidechains 
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of the molecule facilitate its solubility in toluene, which has advantageous film-forming 
properties during spin coating. MEH-PPV is amorphous and has a field-effect mobility of 
around 5·10-4 cm2/Vs at room temperature. A higher mobility of up to 0.3 cm2/Vs can be 
obtained in P3HT [24]. This enhancement was enabled by the synthesis of regioregular 
poly(3-hexylthiophene), which enhances the crystallinity of the material [25]. 
Regioregularity means that the monomers are linked head-to-tail up to a high degree, where 
the head and tail are the left and right side of the monomer which differ by the presence of 
an alkane sidechain. Detailed studies have shown that the polymer chains self-organize in 
stacked lamellae, which significantly enhances interchain charge transport [26]. 
 
vii. Ferroelectric field-effect transistors 
Having introduced all the different components, we now proceed to put them together and 
introduce the ferroelectric field-effect transistor (FeFET), which is simply a field-effect 
transistor with a ferroelectric gate insulator. Figure 12 illustrates how these devices are 
supposed to work. The ferroelectric polarization of the gate dielectric should attract either 
holes or electrons in the semiconductor in a remanent way. Due to a difference in hole and 
electron mobility, this then attenuates the conductance of the semiconductor channel. A 
small drain voltage can then be used to probe the conductance without affecting the 
polarization state of the gate dielectric. The FeFET was introduced in 1966, using triglycine 
sulfate (TGS) as the ferroelectric material and tellurium as the semiconductor [27]. The 
suggested applications were not only as a memory device, but also as a latch transistor (as 
opposed to the valve-like characteristics of normal transistors) and as an electrically 
variable resistor. 
 At first glance, building a FeFET may seem a bit superfluous because the 
ferroelectric layer itself has a hysteretic polarization which can be used for nonvolatile 
memory applications. One can indeed use the capacitor depicted in Figure 1a for this 
purpose, but this approach has several disadvantages. Two major disadvantages are 
degradation and scaling. The degradation problem is associated with the read-out operation 
for a ferroelectric capacitor. It consists of applying a field and measuring the displacement 
response that is either high or low, depending on the initial polarization direction. If the 
response is high then the previously stored orientation needs to be restored with a second 
programming operation. This kind of a read-out operation, which can affect the stored 
Figure 12 Method for information read-out of a ferroelectric field-effect transistor. The polarization state of the 
gate dielectric attracts either holes or electrons to the semiconductor interface, which attenuates the current 
measured by applying a voltage difference between the source and drain electrodes. S, D and G are the source, 
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information, is called a destructive read-out. An important disadvantage of this method is 
that the number of programming cycles during the normal lifetime of the device is 
enormous. The industrial standard is 1012 cycles. Unfortunately, ferroelectric capacitors 
degrade when they are programmed many times. An important type of degradation is called 
fatigue, which means that the amount of ferroelectric polarization decreases with the 
number of programming cycles. The decrease makes it harder to sense the displacement 
charge response during the read operation and eventually makes it impossible. FeFETs have 
a nondestructive read-out operation, which lowers the programming cycle standard from 
1012 to 105, which alleviates any degradation issues. 
The second major disadvantage of using ferroelectric capacitors is their scaling 
behaviour. Reduction of the capacitor area is highly desirable because it increases the 
memory density. The average current during a ferroelectric switching event scales with 





API ∝ .   (11) 
 
An area reduction therefore reduces the signal. By contrast, the drain current of a FeFET 
working in the linear regime scales with (using Equation 8) 
 
 DVL
WI µ∝ .   (12) 
 
It will also increase with the charge density in the semiconductor induced by the 
ferroelectric. Equation 12 shows that if L and W are reduced by the same factor, the read-
out signal is unaffected by scaling. 
There have been many efforts to make FeFETs with inorganic ferroelectric and 
semiconductor materials because of the envisioned advantages over many other nonvolatile 
memory technologies. Obtaining the envisioned performance has proven to be elusive 
however. There are several common problems, irrespective of the particular materials used. 
Generally speaking, these problems are attributed to two problems: Injection and 
subsequent trapping of charges in the ferroelectric and depolarization in response to a 
depolarization field [28,29]. Both effects can arise for a number of reasons. For example, to 
avoid charge injection into inorganic ferroelectrics one needs to add an insulator to separate 
the ferroelectric from the semiconductor. HfO2 is a popular choice for this purpose. If the 
HfO2 layer is too thin then one can imagine that this can lead to charge injection into the 
ferroelectric, which can then become trapped. These trapped charges will alter the way that 
the ferroelectric polarization affects the semiconductor channel conductance. If the HfO2 
layer is too thick then it creates a sizeable depolarization field onto the ferroelectric. This 
occurs due to the fact that the charges in the semiconductor have to compensate the 
ferroelectric polarization. Separating the two will result in ferroelectric depolarization. The 
depolarizing effect of incomplete compensation has been illustrated in a MIS diode with a 
semiconductor layer that had an insufficiently high density of negative charge carriers [30]. 
The ferroelectric polarized normally in hole accumulation mode, but the semiconductor was 
unable to provide charge carriers for the reverse polarization direction. Only an 
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extraordinarily large band bending in the semiconductor could provide the charge but this 
places a significant depolarization field onto the ferroelectric. A lack of polarization in the 
reverse direction was observed. By irradiating the semiconductor, additional charges were 
created, which resulted in ferroelectric polarization in both directions. With the irradiation 
method, effects other than band bending induced depolarization could be eliminated. 
It is interesting to contemplate whether the problems described above are expected 
to apply to FeFETs made from P(VDF-TrFE) and conjugated polymers. Charge injection 
should not be a problem because P(VDF-TrFE) is a wide bandgap insulator, so there is no 
need for an additional insulator layer such as HfO2. Insufficient charge compensation is 
expected to be a problem because conjugated polymers usually only provide positive 
charge carriers. However, as we will show in Chapter 2, the depolarization does not 
obstruct memory performance. High-performance solution-processed polymer FeFET 
nonvolatile memory elements were realized, while making sure that the ferroelectric effect 
is not masked by other effects such as charge trapping at the interface between the 
ferroelectric and semiconducting layers or by materials impurities. The effects of 
incomplete charge compensation are explored in Chapter 7. 
 
viii. Short summaries of all chapters 
 
Chapter 1 
Due to the relatively high coercive field Ec of 50 MV/m of P(VDF-TrFE), sub-100 nm thick 
ferroelectric layers are required in order to attain an operation voltage below 10 Volts. 
Previous reports unfortunately observed a decline in the ferroelectric switching 
performance when the film thickness is reduced to less than 100 nm. Common observations 
are an increase of the coercive field, a lower remanent polarization and/or elongated 
switching time. In this Chapter we present the benefits of using a conductive polymer as 
opposed to aluminium for the bottom electrode. All aforementioned literature results were 
obtained on capacitors that had transition metal or aluminium bottom electrodes. 
Employing a polymer bottom electrode we demonstrate an almost unaffected remanent 
polarization, coercive field and switching time behaviour down to at least 65 nm This 
enables switching of nearly the full remanent polarization with only 5 V. This improvement 
enables the use of ferroelectric polymers in nonvolatile memories operating at a low voltage. 
 
Chapter 2 
In this Chapter we present high-performance solution-processed polymer FeFETs made 
from P(VDF-TrFE) and MEH-PPV as a semiconductor. Transfer curve measurements show 
that the drain current on/off ratio at zero gate voltage is 103 or higher, which is several 
orders of magnitude larger than previous state-of-the-art values. Identical FETs were 
prepared with polytrifluoroethylene (PTrFE) as the gate insulator. PTrFE is chemically and 
physically very similar to P(VDF-TrFE) but it is not ferroelectric. The similarity allowed us 
to use identical processing conditions for the nonferroelectric and ferroelectric FETs, which 
enables a direct comparison of the two devices. Transfer curve measurements on these 
FETs did not have an appreciable hysteresis. This ensures that the hysteresis observed for 
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the ferroelectric FETs is a ferroelectric effect and not due to any other unintended effect. 
The memory devices have a short programming time, long memory retention and high 
programming cycle endurance. Combined with the low-cost deposition method, this makes 
the device highly suitable for low-cost nonvolatile memory applications. 
 
Chapter 3 
Historically, organic FETs have worked mainly as unipolar p-type transistors, in which 
positive charges are accumulated in the channel by applying a negative gate voltage. As a 
result, the state-of-the-art integrated circuits based on organic FETs are based on unipolar 
p-type logic. From a performance point of view, however, ambipolar transistors are to be 
preferred. The advantages compared with unipolar logic are low power dissipation, higher 
operating frequencies, a good noise margin, and robust operation. Therefore, the transport 
of electrons and holes, the so-called ambipolar charge transport, in FETs is a highly 
desirable property. It is therefore an important question whether ambipolar organic 
semiconductors can be combined with a ferroelectricity-functionalized gate dielectric. We 
showed that in an ambipolar FeFET, the polarity of the channel can be remanently switched 
from p-type to n-type and back, depending on the polarization state of the ferroelectric. Due 
to the polarity switching, FeFETs are suited as a nonvolatile data-storage element in future 
logic circuits based on ambipolar organic FETs. 
 
Chapter 4 
The transistors used for Chapters 2 and 3 had a rather thick ferroelectric gate insulator layer. 
This results in a high programming voltage of 80 V or more. For practical applications this 
voltage needs to be as low as possible. Because ferroelectrics switch at a specific electric 
field, the coercive field, low-voltage operational FeFETs can be obtained by using a thin 
ferroelectric gate dielectric. In Chapter 4 we show that it is possible to obtain a 
programming voltage of 15 V. This operation voltage was achieved by optimizing the 
ferroelectric layer deposition technique using cyclohexanone as a spin-coating solvent, 
which results in thin, smooth and defect-free ferroelectric films. Previous publications on 
spin-coated P(VDF-TrFE) thin films used dimethylformamide or 2-butanone as solvents. 
These are good solvents, but they lack the high viscosity of cyclohexanone. It is also 
demonstrated that these thin-film FeFETs have a good data retention capability. 
 
Chapter 5 
In 2000 a pioneering work on capacitors with ultra-thin films of P(VDF-TrFE) and 
aluminium electrodes demonstrated the film thickness dependence of the coercive field Ec 
for thicknesses between 100 nm and 1 nm. With decreasing thickness, Ec first increases and 
then saturates below a thickness of 15 nm, to a value of 5 MV/cm. This increase and 
saturation of Ec was explained by a transition from extrinsic to intrinsic ferroelectric 
switching in the context of Landau-Ginzburg mean-field theory. An observed switching 
time elongation was also explained with the same theory. In 2005, new experimental results 
were reported that favour extrinsic switching and speak against intrinsic switching. But if 
intrinsic switching does not occur then why are the coercive field and the switching kinetics 
thickness dependent? In this Chapter we present the results of two published papers and 
new experimental results that support a lack of intrinsic switching and point to the 
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conclusion that the thickness dependence of the ultra-thin films is not a characteristic of 
P(VDF-TrFE) but a characteristic of the electrode interfaces. 
 
Chapter 6 
In organic FETs, most of the charge carriers travel within a distance of about 2 nm from the 
interface with the gate insulator. If this interface is rough on the scale of nanometers or 
more, then one can imagine that these roughness valleys and hills will obstruct the flow of 
charge carriers. This brings us to a problem: The top surfaces of spin-coated P(VDF-TrFE) 
films are quite rough. One solution to this problem is to use a smoothing layer between the 
ferroelectric and the semiconductor. For memory devices however, this is not a usable 
solution because this buffer layer suppresses the effects from the ferroelectric polarization 
of the gate dielectric. In Chapter 6 we present work that solved the problem by another 
method: Instead of depositing the semiconductor on top of the ferroelectric, as in Chapters 
2 to 4, we deposit the ferroelectric on top of the semiconductor. The reason that this works 
is because we can spin-coat the semiconductor in such a way that is has a low top surface 
roughness, which can not be done with P(VDF-TrFE). It was shown that the new method 




In this Chapter we present metal-insulator-semiconductor (MIS) diodes. We use the unique 
capabilities of MIS diodes to answer two important questions about the measurements on 
FeFETs presented in Chapter 2, 4 and 6. First, what happens to the ferroelectric polarization 
state of the gate dielectric after depleting the semiconductor with a positive gate voltage? It 
is feasible that the ferroelectric keeps the semiconductor depleted, but it is also possible that 
the ferroelectric depolarizes due to the lack of free (minority) charge carriers that 
compensate the ferroelectric polarization charge. Capacitance-voltage measurements on 
MIS diodes show that a remanent depletion of charge carriers does not occur at the 
ferroelectric-semiconductor interface after a programming operation towards depletion. 
This result indicates that unipolar polymer FeFETs have a drain current bistability at zero 
gate bias because they are either in a state where the ferroelectric attracts charge carriers in 
the semiconductor, or in a depolarized state. Secondly, what is the surface charge density 
induced by the ferroelectric polarization in the on-state of the FeFETs? The value was 
estimated using an indirect method in Chapter 2 and 6. Here we report a direct 
measurement of the amount of charge that enters and leaves the semiconductor-insulator 
interface. The amount of remanent charge induced by the ferroelectric is significantly larger 
than the previous value. 
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Chapter 1. 
Ultra-thin ferroelectric polymer films 
R.C.G. Naber, P.W.M. Blom, A.W. Marsman, D.M. de Leeuw, Applied Physics Letters 2004, 85, 2032. 
1.1 Introduction 
The ferroelectric poly(vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)) copolymers 
have been proposed for use in low cost, large area solid state electronic memories [1]. Their 
ease of processing through spin casting would be ideal when combined with low voltage 
operation. Due to the relatively high coercive field Ec of 50 MV/m sub-100 nm thick 
ferroelectric layers are required in order to attain an operation voltage below 10 Volts. The 
first detailed paper regarding the thickness scaling of polymer based ferroelectrics reported 
an increase in both coercive field and switching time with decreasing layer thickness [2]. A 
number of studies dealing with this issue followed [3-7]. An overview of remanent 
polarization Pr values versus ferroelectric layer thickness is shown in Figure 1. Note that 
the polarization also depends on the copolymer ratio of the copolymer used so only changes 
relative to thick film values are relevant. 
The decline of curves 1 to 3 below 100 nm has been attributed to a reduction of 
crystallinity, as determined by X-ray diffraction experiments [3-5]. P(VDF-TrFE) films are 
semicrystalline and the ferroelectricity originates from the crystalline phase. Curves 3 to 5 
indicate a downward shift of this apparent critical thickness from 100 nm to 70 nm. Using 
an annealing temperature lower than the standard 140 °C resulted in less decline of the 
remanent polarization; e.g. 30% Pr decline at 40 nm instead of 50% at 60 nm [5]. This was 
explained by an improved crystallization due to a reduction of the crystal lamellar size. In 
contrast to these results, curves 6 and 7 show even less decline; e.g. only 10% at 50 nm [6, 
7]. Instead of optimizing on annealing conditions this small decline is most likely due to the 
differing measurement procedures. Curve 6 was obtained with unusually high fields 
exceeding 300 MV/m. Curve 7 was measured using common field strenghts of about 
100 MV/m but with field application times exceeding seconds. As the switching time 
depends exponentially on the applied field [8], these results are mutually consistent and 
suggest that it is mainly the switching time that is affected by the layer thickness decrease. 
The paper describing curves 3 to 5 does not mention the timescale at which the remanent 
polarizations were obtained [5]. This prevents a direct comparison of the literature values. 
Regardless, the challenge put forward is not only the retainment of the Pr of the bulk 
material in sub-100 nm thick films, but also the preservation of the switching time. 
It has been demonstrated that the use of polymer electrodes leads to an 
improvement in the performance and stability of light-emitting diodes based on conjugated 
polymers [9]. The improvements have been attributed to better adhesion and wetting as 
compared to metallic electrodes. The present study is about the benefits of using a 
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conductive polymer as opposed to aluminium for the bottom electrode of ferroelectric 
capacitors. All aforementioned literature results were obtained on capacitors that had 
transition metal or aluminium bottom electrodes [3-7]. Employing a polymer bottom 
electrode we demonstrate an almost unaffected Pr, Ec and switching time tsw behaviour 
down to at least 65 nm P(VDF-TrFE) layer thickness. This enables switching of 65 mC/m2 
with 5.2 V (80 MV/m) while the switching current peaks at only 80 µs (the full switching 
event is completed within 400 µs) [7].  
1.2 Experimental 
Metal-P(VDF-TrFE)-metal capacitors were made with aluminium or an indium-tin-oxide 
(ITO)/poly(3,4-ethylenedioxythiophene):poly(styrenesulfonicacid) (PEDOT:PSS) stack as 
the bottom electrode. Good comparability between both types of capacitors was obtained by 
using the same deposition procedure for both the ferroelectric thin film and the gold top 
electrode. The ITO electrodes were sputtered and lithographically patterned. The 
aluminium electrodes were deposited by shadow mask evaporation. PEDOT:PSS 
(Baytron® P) was applied onto the ITO containing substrates by spin casting, dried at 
140 °C, washed with 2-butanone and dried again. The P(VDF-TrFE) random copolymer 
with 80 mol-% VDF (Solvay Duphar, Belgium) was subsequently spin cast at 1000 rpm 
from filtered 2-butanone solutions. The layer thickness was varied by concentration 
adjustment and verified with profilometer measurements. The P(VDF-TrFE) films were 
annealed in a vacuum oven at 138°C for 2 hours to enhance the crystallinity. Finally, gold 
top electrodes were evaporated through a shadow mask resulting in capacitor surface areas 
Figure 1 Summary of the remanent polarization of spin cast P(VDF-TrFE) capacitors as a function on the 
ferroelectric layer thickness. The graph includes reported as well as present results. The lines are drawn as a guide 




in the range of 7 to 16 mm2. For the ferroelectric characterization, Sawyer-Tower charge 
displacement versus applied field D-E hysteresis loops were measured. The resulting Pr 
values were verified with voltage pulse measurements, in which it is assumed that the 
dielectric and leakage contributions to the charge displacement are the same for switching 
and non-switching pulses and can therefore be eliminated [5]. The D-E measurements were 
followed by switching time measurements. These were carried out using a published 
method in which the samples are abruptly connected to a large, charged capacitor using a 
mercury switch [8]. 
 
1.3 Charge displacement 
Typical D-E hysteresis loops from our PEDOT based capacitors with P(VDF-TrFE) 
thicknesses of 210 nm and 65 nm are shown in Figures. 2a and b. The 210 nm films 
represent the bulk ferroelectric properties whereas the 65 nm films represent a film 
thickness below the critical thickness of 100 nm of Figure 1. Both capacitors show square 
and symmetrical hysteresis loops. They both saturate at 120 MV/m, resulting in a Pr of 
about 75 mC/m2 and an Ec of 55 MV/m. The Pr values obtained are included as fully closed 
circles in Figure 1. Comparison with the literature data in Figure 1 shows that the remanent 
polarization of the capacitors are almost independent of the layer thickness. We note that 
we neither had to change the annealing procedure nor had to apply unusually high or long 
electric fields to obtain these results. 
In order to investigate the origin of the improved thickness scaling behaviour also 
capacitors with Al bottom electrodes were investigated. The hysteresis loops measured as a 
function of thickness and scanning frequency are presented in Figure 3. Comparison 
between Figure 3a and b shows that for thick films of 190 nm ferroelectric saturation occurs 
at a lower electric field when the scanning frequency is decreased from 100 to 1 Hz. The 
hysteresis loops scanned at 1 Hz (Figure 3b) resemble the loops of the PEDOT devices at 
100 Hz (Figure 2). We can therefore conclude that the switching time behavior of the Al 
based capacitors is inferior to the PEDOT based capacitors. Figure 3c then shows hysteresis 
loops of aluminum based capacitors using a 60 nm thin P(VDF-TrFE) film at a frequency 
of 1 Hz. Saturation occurs only at higher fields, i.e. 160 instead of 120 MV/m. Figure 3c 
shows an asymmetry in coercive fields which is largely due to the built-in field Ebi caused 
by the difference in metal workfunctions Ф of the top and bottom electrodes [10]. The ∆Ф 
of about 0.83 eV and the 60 nm film thickness results in an Ebi of 14 MV/m [11]. The bulk 
Ec of 55 MV/m plus or minus this value corresponds to the observed Ec values of -73 and 
36 MV/m. Figure 3c also shows that the hysteresis loops saturate at lower fields on the right 
side than on the left, which suggests a dependence of the switching time upon the sign of 
the applied field. The Pr value of 50 mC/m2 is a lower limit because full saturation does not 
occur. We note that it is 30% higher than the corresponding literature value in Figure 1, 
curve 3. This indicates that the Pr decline with thickness decrease is smaller in our devices. 
We therefore focus on how the switching time depends upon the bottom electrode material. 
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Figure 2 Displacement charge D vs applied field E hysteresis loop measurements using a standard Sawyer–Tower 
circuit at a frequency of 100 Hz. Several field strengths are included to show at what fields the ferroelectric 
polarization appears and saturates. The capacitors used have a PEDOT bottom electrode. The ferroelectric layer 




Figure 3 D–E hysteresis loop measurements equivalent to Figure 2 except that the bottom electrode material is 
aluminium instead of PEDOT. a, Obtained with a 190 nm ferroelectric layer thickness and 100 Hz frequency; b, 
The same as a but at 1 Hz; c, Obtained with a ferroelectric layer thickness of 60 nm and a frequency of 1 Hz. 
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1.4 Temporal behaviour 
Switching time measurements were performed in order to quantify the temporal behaviour 
of the polarization. tsw is defined as the time between the start of an applied voltage pulse 
and a peak maximum of ∂D/∂log(t) [8]. The switching times for capacitors with various 
layer thicknesses are presented as a function of electric field in Figure 4. The insert depicts 
the measurement scheme [8]. The 100 MV/m data points show that a 120 nm thick P(VDF-
TrFE) layer on PEDOT switches 100 times faster than the same layer on Al. At 80 MV/m 
this ratio becomes 1000. This confirms our observation that ferroelectric saturation in 
100 Hz hysteresis loops appears at higher fields for aluminium devices than for PEDOT 
devices. It is because the field at that frequency is not applied long enough for full 
polarization to occur. Our switching time results for aluminium based devices are similar to 
those reported in [7]. In both studies the switching times increase with decreasing 
ferroelectric layer thickness in a similar way. Figure 4 also shows that the switching time of 
aluminium based devices decreases more with increasing field than PEDOT based devices. 
The difference with PEDOT based devices becomes negligible above 140 MV/m. Why the 
switching time of PEDOT based capacitors is less dependent on the applied field is not yet 
clear. The RC-time of the circuit could theoretically limit tsw but it was measured to be 0.2-
0.5 µs (depending on sample thickness), which is nearly 2 orders of magnitude shorter than 
the actual switching times observed.  
Figure 4 Switching time, tsw, as a function of the field strength of an applied voltage pulse. tsw is defined as the 
time between the start of the pulse and a peak maximum of ∂D/∂log(t). The inset shows a schematic of the 
experimental setup [8]. The applied field was corrected for the expected built-in field. For devices with aluminium 
and Au it is calculated as 0.83 V divided by the P(VDF-TrFE) layer thickness. The small difference between the 




1.5 Electrode interface effects 
The strong dependence of the ferroelectric properties of P(VDF-TrFE) thin films upon the 
type of electrode agrees with recent observations by Xia et al. They used both aluminium 
and nickel electrodes for capacitors with a thickness of 200 nm [12]. The nickel capacitor, 
measured at a 150 MV/m scanning field, was shown to have a higher Pr than the aluminium 
capacitor measured at 200 MV/m. A thin insulating layer of Al2O3 on the bottom electrode 
of the aluminium based capacitors could reduce the applied field on the ferroelectric. 
However, such a layer would be approximately 2 nm thick and using a P(VDF-TrFE) layer 
of 60 nm thickness this effect can only lead to a negligible reduction of the applied field. 
Hence, the formation of a thin Al2O3 layer alone can not account for the strong decrease of 
the ferroelectric properties. The large role of the bottom electrode was also demonstrated by 
results from 20 to 50 nm thick films spin cast onto graphite [13]. After applying a voltage 
bias, either a low or a high piezoelectric response was obtained from these films, depending 
on the sign of the applied bias. This was explained in terms of a parallel or anti-parallel 
polarization with respect to an oriented polymer layer induced by the bottom interface, the 
orientation of which is insensitive to the applied field. Whether such a fixed dipole layer is 
also the cause of the inferior switching time behavior of aluminium based capacitors is a 
subject of further study. 
 
1.6 Conclusion 
D-E hysteresis loops of ferroelectric capacitors with PEDOT bottom electrodes and spin 
cast P(VDF-TrFE) copolymer layers were shown to saturate at lower electric fields and 
higher scanning frequencies than aluminium based capacitors, especially when the 
ferroelectric layer thickness is below 100 nm. Switching time measurements indicate that 
the main cause of this difference lies in the ferroelectric switching time at commonly used 
field strengths of 80 to 140 MV/m. Utilization of PEDOT electrodes enables the 
combination of an operation voltage of only 5.2 V with a remanent polarization and 
switching time behaviour similar to that of bulk P(VDF-TrFE). This improvement enables 
the use of ferroelectric polymers in nonvolatile memories operating at low voltage. 
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2.1 Introduction 
A memory element based on the ferroelectric field-effect transistor (FeFET) is attractive 
because of its non-volatile data retention, small size, rewritability, non-destructive read-out, 
low-voltage operation and short programming time [1]. Its functionality arises from the 
attenuation of the charge carrier concentration in the semiconductor by the ferroelectric 
polarization of the gate insulator. Even though inorganic FeFETs have been studied for 
decades, a memory performance of any practical value has been achieved only in recent 
years [2-8]. The main problems that have arisen are charge trapping at the ferroelectric-
semiconductor interface and the lack of thermal stability of the interface. This has prompted 
the use of insulating buffer layers between the semiconductor and ferroelectric to prevent 
charge injection and protect the semiconductor from the high-temperature annealing 
procedure that is required for inorganic ferroelectrics. Crucial device parameters for all 
memory devices are the on/off ratio, data retention time, programming cycle endurance and 
programming time. Current state-of-the-art inorganic FeFETs have on/off ratios up to 109, a 
retention time of 16 days and a programming time of 10–8 s [5,8]. This is promising, 
although the high production cost of this non-CMOS (complementary metal-oxide-
semiconductor) technology may hinder widespread application. 
Organic field-effect transistors are ideally suited for low-cost, low-performance 
logic circuit applications on flexible substrates [9]. There is currently a need for an 
electrically addressable nonvolatile memory technology that can be put into organic 
integrated circuits [10,11]. An interesting option is to make organic FeFETs because of the 
similarity of the processing procedure and the advantages mentioned above. Small memory 
effects with an on/off ratio up to nine have been demonstrated by combining the inorganic 
ferroelectric Pb(Zr,Ti)O3 with evaporated organic semiconductors pentacene and 
sexithiophene [12,13]. Recently, FeFETs with organic active layers have also been 
demonstrated, invariably with the use of evaporated pentacene as the semiconductor 
material [14-16]. Schroeder et al. [14] demonstrated an on/off ratio of 200 at 2.5 V gate 
bias, 30 at zero gate bias and a retention time of three hours. The programming time, 
estimated from the reported ferroelectric switching current duration, exceeds 200 ms. Unni 
et al. [15] obtained a similar on/off ratio and retention time. Although both results were 
obtained with ferroelectric materials, neither report proves that the memory functionality is 
driven by ferroelectricity and not by a secondary effect such as charge trapping. This would 
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have been demonstrated by, for example, a sudden rise in the drain current when the gate 
field reached the coercive field of the ferroelectric insulator layer. (The gate field applied in 
the transfer curve measurement by Unni et al. is much lower than the coercive field of their 
ferroelectric material [17]. Schroeder et al. do not mention the thickness of the gate 
insulator film or the coercive voltage.) The coercive field of a ferroelectric is where its 
hysteresis loop in a plot of charge displacement versus applied field, D–E, passes zero D, so 
it is the minimum field required to reverse the full ferroelectric polarization. Matsuo et al. 
[16] have reported the expected drain current increase at around the coercive voltage and a 
data retention time of a week, but the on- and off-states after this time differ only by a 
factor of 0.5. 
Here we study high-performance solution-processed polymer FeFETs consisting 
of a poly(vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)) ferroelectric copolymer as 
gate insulator and poly[2-methoxy, 5-(2΄-ethyl-hexyloxy)-p-phenylene-vinylene] (MEH-
PPV) as a semiconductor. P(VDF-TrFE) is a wide-bandgap insulator and a ferroelectric 
material [17]. Its annealing temperature is 140 °C, which is compatible with flexible 
substrate materials such as polyimide [18]. MEH-PPV is a p-type semiconductor whose 
charge transport is characterized by site-to-site hopping [19]. Of the two polymers, only the 
PPV-polymer is not entirely air-stable. By sealing it properly, however, it can be made 
stable enough for commercial application, as shown by the use of PPV-polymers for LED 
displays in currently available products. The polymer FeFETs have a remanent on/off ratio 
of several orders of magnitude at zero gate bias, a long data retention time, a high 
programming cycle endurance and a short programming time. The high on/off ratio mainly 
originates from the large on-current in the semiconducting channel which is indicative of a 
large surface charge density ρ. This ρ value was determined by comparing the current 
response of non-ferroelectric and ferroelectric FETs, as previously proposed [20]. From this 
analysis we derive a remanent ρ value of 18 mC/m2, which is one quarter of the remanent 
polarization of the ferroelectric. Application of a moderate gate field raises ρ to 26 mC/m2, 
which exceeds the values accessible in conventional FETs, because they are limited by 
breakdown of the gate insulator at high fields. 
 
2.2 Experimental 
Bottom-gate transistors and capacitors with gold electrodes were prepared on clean glass 
substrates. The bottom electrodes were applied by shadow-mask evaporation of a thin 
chromium adhesion layer and gold. Subsequently, polytrifluoroethylene (PTrFE) or 
poly(vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)) random copolymer with 
65 mol-% VDF was applied by spin casting from filtered 2-butanone solutions. These 
layers were annealed in a vacuum oven at 138 °C to enhance the crystallinity. A second 
gold layer was applied using shadow-mask evaporation to create a capacitor or a transistor; 
in the latter case using a wire to create a gap typically 20 µm wide between the source and 
drain electrode. Non-ferroelectric transistors consisting of lithographically patterned gold 
electrodes with a bottom-gate configuration and a polyvinylphenol-based standard 
lithographic resist material as the gate dielectric were also used as a reference [9]. Poly[2-
methoxy, 5-(2´-ethyl-hexyloxy)-p-phenylenevinylene] (MEH-PPV) polymer was spin-cast 
onto the layer stack from toluene solutions in a N2-filled glovebox and annealed at 90 °C. 
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Field-effect measurements on transistors were done in dark and vacuum using a Keithley 
4200 semiconductor analyzer. Polymer layer thicknesses were determined using a Dektak 
profilometer. For the dielectric characterization of capacitor devices, we used Sawyer-
Tower charge displacement versus applied field (D–E) and impedance spectroscopy 
measurements using a Solartron 1260 impedance analyzer. The results reported in Figure 
5d were obtained with the aid of an Agilent 8114A voltage pulse generator. The 
capacitance charge obtained by the pulses was removed by a short-circuit operation. During 
the programming operations of Figure 5b and d, the source and drain electrodes were 
connected to 0 V, optionally by way of a small resistor. 
 
2.3 Properties of the gate dielectric and the semiconductor 
First, the ferroelectric properties of the P(VDF-TrFE) copolymer are characterized. Figure 1 
shows typical hysteresis loops for a capacitor at several voltages. The thickness of the 
P(VDF-TrFE) layer amounts to 1.7 µm, the coercive voltage is 90 V and the remanent 
polarization value is 74 mC/m2. The voltage required to switch the ferroelectric polarization 
can be reduced to 5 V without loss of ferroelectric properties by decreasing the ferroelectric 
layer thickness (see Chapter 1 or [21]). 
Figure 1 Ferroelectric hysteresis loops of a P(VDF-TrFE) polymer capacitor device. These were measured on a 
1.7-µm-thick layer using a Sawyer–Tower circuit as shown in the inset at a 1-Hz applied voltage frequency. The 
chemical formula of P(VDF-TrFE) is shown in the all-trans configuration that defines its ferroelectric crystalline 
phase. 




As a next step, the field-effect properties of MEH-PPV are characterized using 
FETs with lithographically patterned gold electrodes and a standard polymer lithographic 
resist material as the gate dielectric [9]. Transfer curves (drain current ID as a function of 
gate voltage VG) at various temperatures are shown in Figure 2. The field-effect mobility 
amounts to 2.4×10-4 cm2/Vs at VG = –29 V and room temperature. When the transistor is 
biased in the hole-accumulation mode (VG < 0), the current can be described by a model 

















































































Figure 2 Transfer characteristics as a function of temperature of MEH-PPV FETs (symbols) and the modelling 
result (lines). The chemical formula of MEH-PPV, drain voltage VD, source–drain gap width W and length L are 
included. The insulator capacitance per area Ci was 10 nF/cm2. 
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with L and W the length and width of the channel, VD the drain voltage, ε0εr the dielectric 
constant of the semiconductor, e the elementary charge, kB the Boltzmann constant, T0 the 
width of the exponential density of states for holes, Bc a critical number for the onset of a 
percolating conduction path of 2.8, α–1 the effective overlap parameter between localized 
states, Ci the insulator capacitance per unit area of 10 nF/cm2, and Vso the switch-on voltage. 
Using Equation 1 to model the transfer characteristics yields T0 = 450 K, α–1 = 9.3×10–11 m, 
a conductivity pre-factor of σ0 = 2×107 S/m and a switch-on voltage Vso = 0 V (Figure 2, 
solid lines). 
 
2.4 Ferroelectric polymer field-effect transistors 
Having characterized the ferroelectric properties of P(VDF-TrFE) and semiconductor 
properties of MEH-PPV, we combine the two in FeFETs. Figure 3 shows the transfer 
curves of two polymer FeFETs with a ferroelectric layer thickness of 1.7 and 0.85 µm. The 
application of a negative gate bias results in a sharp increase by several orders of magnitude 
of the channel current associated with hole accumulation and a remanent on-state current 
after bringing the bias back to zero. When compared with the previous FET experiment, the 
magnitude of this current suggests the presence of a high surface charge density in the 
semiconductor channel. Subsequently applying a positive gate bias results in current 
pinchoff and a remanent off-state. The remaining drain current after pinch-off closely 
mimics the gate current, which indicates that it is gate insulator leakage. The loops in 
Figure 3 are symmetric in the sense that the voltage at which the drain current loop crosses 
–10–8 A either upwards or downwards is about the same (the slight asymmetries are 
consistent with the effect of the applied drain voltage [23]). These transition voltages are 
±60 V in Figure 3a and ±35 V in Figure 3b, so they scale with the difference in ferroelectric 
layer thickness. The on/off ratio was 103 or higher for all the prepared devices. 
Two features in Figure 3a and b that prompt detailed explanation are the 
asymmetry of the gate current at high gate voltages and the non-closed drain current loop 
where the gate voltage returns to zero. The asymmetry arises because in accumulation the 
unpatterned semiconductor layer is a leakage path between the source–drain and gate 
electrodes. The non-closed loop is brought forth by the dielectric response of the gate 
insulator capacitance rather than the channel conductance. Because we use a shadow-mask 
technique for patterning the electrodes, the overlap of source–drain with gate is 30 times as 
large as the surface area of the channel, which results in a non-negligible dielectric 
displacement current of the insulator. As the gate voltage is brought from a positive value 
to zero, the gate current becomes slightly negative. This opposes normal leakage and is 
therefore a discharge current. The off-state current also changes sign because it is 
dominated by the same discharge and this causes the non-closed loop. 
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Figure 3 Hysteretic drain current as a function of gate voltage for polymer FeFETs. The ferroelectric layer 
thickness is 1.7 µm in a and 0.85 µm in b. The arrows show the clockwise hysteresis of the drain current consistent 
with accumulation and depletion of p-type charge carriers. The FeFETs had previously been brought into the off-
state. 
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2.5 Remanent surface charge density 
The surface charge density of the on-state of the FeFET can be estimated using the field-
effect mobility of MEH-PPV and the measured on-state current at zero gate bias [20]. 
Applying the mobility parameters of Equation 1 leads to a ρ value of 12 mC/m2 for the 
measurement in Figure 3a. But such a direct comparison between this reference FET and 
the FeFET is not valid, because the charge carrier mobility in organic transistors decreases 
with increasing dielectric constant of the insulator [24]. The relative dielectric constant of 
the gate insulator of the reference FET is 3.4 whereas the measured value for P(VDF-TrFE) 
was 11. To eliminate a possible mobility difference between the reference and the 
ferroelectric devices, non-ferroelectric FETs were made with polytrifluoroethylene (PTrFE) 
gate insulator. PTrFE is semicrystalline and highly polar just like the P(VDF-TrFE) 
copolymer, but its ferroelectric polarization is negligible [17]. Measurements of D–E curves 
for capacitors with a PTrFE insulator layer verified this lack of ferroelectricity. The 
similarity of PTrFE and P(VDF-TrFE) is also expressed in their equivalent relative 
dielectric constant of just above 10, as measured by impedance spectroscopy on capacitors. 
Figure 4 shows the good fit that was obtained for the PTrFE FET data using the model 
parameters obtained from the reference FET except that the conductivity prefactor σ0 is 
lowered from 2×107 to 8.2×106 S/m. Such a reduction of a factor of two in the mobility 
closely corresponds to the decrease observed previously for a dielectric constant increase 
from 4 to 10 [24]. Using the parameters from the PTrFE FET, the model predicts that the 
Figure 4 Channel conductance G versus surface charge density ρ for a PTrFE FET, the model derived from it and 
the method of calculating the remanent ρ in a polymer FeFET. G is defined as (LID)/(WVD), with drain current ID, 
drain voltage VD, source–drain gap length L and width W. The ρ values of the PTrFE FET are calculated by 
multiplying the measured Ci of 6.7 nF/cm2 with the applied gate voltage. The model curve was calculated using 
Equation 1, the parameters derived from Figure 2 and an adjusted σ0 of 8.2×106 S/m. The FeFET data points are 
from Figure 3a at gate voltages of –150 to 10 V, using a measured Ci of 5.9 nF/cm2. The horizontal shift of 
18 mC/m2 that is applied illustrates the method of obtaining the estimate for the remanent ρ value. 
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on-state drain current of 2 µA at zero gate bias in Figure 3a requires a ρ of 18 mC/m2. This 
calculation is illustrated in Figure 4: the measured conductance values of the FeFET are 
shifted along the horizontal axis by 18 mC/m2 where they coincide with the model curve. 
The gate-voltage dependence of channel conductance G of the FeFET nicely follows the 
model curve, because of the equal dielectric constant of PTrFE and P(VDF-TrFE). 
The field-effect mobility of the on-state in Figure 3a can be obtained from the 
slope of the drain current at low gate biases, because there the polarization response is 
linear, as can be observed for the low voltage loops in Figure 1. The hopping-based model 
[19] predicts an increase in mobility when ρ is increased, because the additional charges on 
average start to occupy higher-energy sites and therefore require less energy for nearest-
neighbour hopping transport. Using the measured Ci of 5.9 nF/cm2 of the FeFET we obtain 
a field-effect mobility of 1.3×10–3 cm2/Vs, which is five times as high as the 
2.4×10-4 cm2/Vs for the data in Figure 2 at –29 V gate bias. At the ρ value of 18 mC/m2 the 
model predicts an increase by a factor of 4 to a value of 9×10–4 cm2/Vs, close to the 
measured value. This high field-effect mobility confirms the large estimate for ρ. Because 
of this high charge density, the on-state channel conductance is similar to or higher than 
those of earlier reported FeFETs with sexithiophene and pentacene, despite the fact that the 
mobility of MEH-PPV in conventional transistors is less than 1% of the mobility of these 
small molecules [12-16]. This also explains why the FeFETs with MEH-PPV have a much 
higher on/off ratio than reported so far. 
It is important to realize that a ρ of 18 mC/m2 or more is only attainable in practice 
with ferroelectrics and high-permittivity dielectrics. Organic FET experiments are often 
done with thermally grown SiO2 gate insulators with a typical thickness of 200 nm [22]. 
These layers generally break down at 75–80 V, which is a field of 0.4 GV/m. With a Ci of 
17 nF/cm2, this corresponds to a maximum attainable ρ of about 13 mC/m2. This is already 
less than that of the FeFET in the on-state at zero gate bias, but application of a moderate 
gate field of 90 MV/m raises ρ even further to 26 mC/m2, as shown in Figure 4. 
A constraint for the operation of FeFETs is that the bandbending Vbb induced in 
the semiconductor should not be so large as to cause depolarization of the ferroelectric 
layer [25]. Under shortcircuit conditions the depolarization field in the ferroelectric equals 
Vbb divided by the thickness of the ferroelectric. It is therefore theoretically possible that as 
the ferroelectric layer thickness is reduced to obtain low-voltage operation, the 
ferroelectricity will become unstable. To investigate this, we calculate Vbb in the 
semiconductor at a ρ of 18 mC/m2 using a recently developed model [26] together with the 
parameters that describe the PTrFE FETs. We derive a Vbb of 0.5 V which, together with 
the coercive field of 50 MV/m of P(VDF-TrFE), means that the depolarization field does 
not exceed the coercive field for ferroelectric layer thicknesses well below 100 nm. Low-
voltage operational polymer FeFETs should therefore be attainable. 
 
2.6 Memory performance 
Figure 5 presents measurements of degradation and programming time, which are the 
critical parameters to compare with competing technologies. Figure 5a shows that the on-
state is stable for a week whereas the off-current has an initial increase that stops after 1 day. 
This increase is largely due to an increased gate current and not due to the channel 
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conductance, as shown by the similar increase of gate and drain current. As noted above, 
the gate current is much larger than that of the active area alone because of the relatively 
large overlap between source–drain and gate electrodes. The on/off ratio after a week is 104 
and, apart from the initial off-state increase, is completely stable. Figure 5b shows a decline 
of the on-current of a pristine device when it is programmed many times, but even after 
1000 programming cycles the devices still have considerable drain-current hysteresis. This 
is demonstrated in Figure 5c, which was measured after 1000 programming cycles. 
Comparison of Figure 5c with Figure 3 shows that the only significant difference is the on-
state current. Further experiments are required to explain the decline and to determine 
whether it can be prevented. Preliminary results with other spin-cast organic 
semiconductors show that a similar effect occurs there too. Figure 5d presents programming 
time measurements at an applied field where the ferroelectric in a capacitor switches fully 
in 0.3 ms [17]. We monitored the switching current during the experiments using a small 
resistor connected in series, which confirmed this value for the switching time. Figure 5d 
demonstrates that the programming time is determined by the same number given that the 
on/off ratio reaches 103 within 0.5 ms. The observed asymmetry of the on/off transitions 
can be explained by the conductance of the semiconductor channel. At 50 µs, the on-state is 
much more affected by the programming pulse than the off-state because its conductance is 
higher. At 0.5 ms the roles are reversed, so the off-state disappears rapidly while the on- to 
off-state transition slows down. Altogether, the long data retention, high programming 
cycle endurance and short programming time strengthen the viability of this device 
architecture for nonvolatile memory applications. 
 
2.7 Ferroelectric-semiconductor interface 
We suggest that the high performance of the present polymer FeFETs is induced by the lack 
of defects at the ferroelectric–semiconductor interface. Intermixing at polymer–polymer 
interfaces can be prevented by using dissimilar solvents for the two layers, making the 
interfaces abrupt and defect-free. Such defects can lead to the formation of interface charge 
traps which provide a secondary mechanism for memory applications [11], but they 
degrade FeFET performance [27]. Proof that surface traps do not affect the performance 
significantly is provided by the PTrFE FET measurement in Figure 4. In that measurement 
the gate field is brought from 0 to 125 MV/m and back. This should fill the traps and lead 
to a significant switch-on voltage Vso. From comparison with the model curve in Figure 4, 
which represents an ideal zero switch-on voltage FET, we can conclude that the trap charge 
density cannot be larger than 1 or 2 mC/m2. This is insignificant in comparison with the 
26 mC/m2 value reached in the FeFET. 
 
2.8 Conclusion 
We have demonstrated the memory functionality of ferroelectric field-effect transistors 
made from solution-processed polymers. We suggest that the short programming time, long 
memory retention and high programming cycle endurance combined with the low-cost 
deposition method make this device highly suitable for low-cost nonvolatile memory 
applications. 
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Figure 5 Data retention time, programming cycle endurance and programming time measurements. These 
measurements were done with a ferroelectric layer thickness of 0.85 µm. a, Data retention measurement obtained 
by programming the on- or off-state once and monitoring the drain current at zero gate bias for a week. The off-
state gate current is included to explain the initial increase of the off-state drain current. The on-state gate current 
is insignificant with respect to the on-state drain current. Both states were attained with a gate voltage of ±77.5 V. 
b, The on- and off-state drain current at zero gate bias as a function of the number of applied gate voltage sweeps. 
The voltage sweep maxima were ±77.5 V. c, The hysteretic drain current response of the device in b, after the 
1000 programming cycles. d, Programming time measurements made by trying to change the on-state to an off-
state or vice versa, with a ±85-V gate pulse of varying width. The RC-time of the circuit was 10–7 s. 
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Chapter 3. 
Programmable polarity in an organic transistor 
R.C.G. Naber, P.W.M. Blom, G.H. Gelinck, A.W. Marsman, D.M. de Leeuw, Advanced Materials 2005, 17, 2692. 
3.1 Introduction 
Organic thin-film field-effect transistors (FETs) have been studied extensively over the last 
decade, and tremendous progress in device performance has been achieved [1]. Organic 
FETs have worked mainly as unipolar p-type transistors, in which positive charges are 
accumulated in the channel by applying a negative gate voltage, VG. As a result, the state-
of-the-art integrated circuits based on organic FETs are based on unipolar p-type logic [2]. 
For memory applications, organic transistors with a ferroelectric gate dielectric have 
recently been investigated (see Chapter 2 and [3, 4]). In this type of device the memory 
effect arises from the attenuation of the surface charge density in the semiconductor by the 
remanent polarization of the ferroelectric. The fingerprint of ferroelectric switching, a sharp 
change of the channel conduction at the coercive field of the ferroelectric, was clearly 
observed in solution-processed polymer ferroelectric FETs (FeFETs) with a p-type unipolar 
semiconductor layer (see Chapter 2). It was shown that the induced surface charge density 
has a high value compared to what can be obtained with conventional Si++/SiO2 transistors 
(Si++ means highly doped Si), and, as a result, high on/off ratios of 104 were achieved. 
From a performance point of view, however, complementary metal oxide 
semiconductor (CMOS) logic is crucial. The advantages compared with unipolar logic are 
low power dissipation, higher operating frequencies, a good noise margin, and robust 
operation. Therefore, the transport of electrons and holes, the so-called ambipolar charge 
transport, in FETs is a highly desirable property. Although the first single-channel 
inorganic ambipolar FETs have been demonstrated more than two decades ago [5], their 
organic counterparts have only become a reality in recent years [6-12]. For organic FETs 
employing only a single active film, ambipolar charge transport was reported for 
heterogeneous blends consisting of polymer based interpenetrating networks as well as 
narrow bandgap organic semiconductors [11]. We present a new type of organic FET 
consisting of an ambipolar semiconductor with a ferroelectric-functionalized gate dielectric. 
In this ambipolar FeFET, the polarity of the channel can be remanently switched from p-
type to n-type and back, depending on the polarization state of the ferroelectric. Due to the 
polarity switching, this device is suited as a nonvolatile data-storage element in 
complementary logic circuits. 
Ferroelectricity-functionalized organic field-effect transistors 
 
44
Figure 1 shows a cross-section of the bottom-gate transistor, with gold electrodes, 
poly(vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)) copolymer gate dielectric, and 
the semiconductor layer on top. This top layer is a blend of a p-type bisalkoxy-substituted 
poly(p-phenylene vinylene) (poly[2-methoxy-5-(2′-ethylhexyloxy)-p-phenylene vinylene], 
MEH-PPV) and an n-type methanofullerene ([6,6]-phenyl-C61-butyric acid methyl ester, 
PCBM) organic semiconductor, with a blend ratio carefully selected to get an 
interpenetrating network. It has been shown by Meijer et al. [11] that such a FET may be 
regarded as two unipolar FETs in parallel. The p-type FET has ohmic contacts with the 
gold source–drain electrodes but the n-type does not. The injection barrier is 1.4 eV based 
on the position of the lowest unoccupied molecular orbital (LUMO) level of PCBM and the 
work function of gold, but it is lowered by interface dipoles to approximately 0.8 eV [13]. 
 
3.2 Experimental 
Bottom-gate transistors were prepared on clean glass substrates. The bottom electrodes 
were applied by shadow-mask evaporation of a thin chromium adhesion layer and gold. 
Subsequently, poly(vinylidene fluoride-trifluoroethylene) 65-35 mol% random copolymer 
was applied by spin casting from filtered 2-butanone solutions. These devices were 
annealed in a vacuum oven at 138 °C to enhance the crystallinity. Gold or samarium 
source–drain electrodes were created by using shadow-mask evaporation with a wire to 
create a channel of typically 10 to 40 µm in length and 4 to 6 mm in width. Pure [6,6]-
phenyl-C61-butyric acid methyl ester (PCBM) or a 4:1 wt.% blend with poly[2-methoxy-5-
(2′-ethyl-hexyloxy)-p-phenylene vinylene] (MEH-PPV) polymer was spin cast onto the 
layer stack from chlorobenzene in a N2 filled glovebox. The PCBM solutions had a 
concentration of 30 g/L and the blend solutions were 15 g/L. The blend devices were 
annealed at 90 °C. Field-effect measurements on transistors were performed in dark and 
vacuum using a Keithley 4200 semiconductor analyzer. Polymer layer thicknesses were 
Figure 1 A schematic cross-section of the device presented in this study, with a ferroelectric polymer sandwiched 
between a gate and source–drain electrodes of gold and an ambipolar semiconductor layer on top (striped layer). 
The chemical formulae above are those of the molecules that make up the ambipolar semiconductor blend 
material. MEH-PPV: poly[2-methoxy-5-(2′-ethyl-hexyloxy)-p-phenylenevinylene]; PCBM: [6,6]-phenyl-C61-




determined using a Dektak profilometer. The programming operation experiment in Figure 
4 was performed with an Agilent 8114A pulse generator. Any capacitive charge obtained 
by the programming pulses was removed before the read-out measurement, by connecting 
all three electrodes for 3 min. 
3.3 Unipolar charge transport 
As a first step towards ambipolar FeFETs we investigated the separate transfer curves of p- 
and n-type unipolar FeFETs, shown in Figure 2. The p-type operation of the MEH-PPV 
based FeFET in Figure 2b has been previously demonstrated, and a remanent surface-
charge density, ρ, of 18 mC/m2 was induced by ferroelectric polarization (see Chapter 2). 
An important question for the n-type device is whether the presence of a large electron-
injection barrier of 0.8 eV will strongly hinder the electrons from flowing into the channel, 
thereby hindering both the compensation and formation of the ferroelectric polarization. 
The response of an n-type PCBM-based FeFET, as shown in Figure 2a, is similar to Figure 
2b in the sense that the channel conductance is switched off when the gate field approaches 
the coercive field of the ferroelectric. Thus, in spite of the injection barrier, an n-type 
channel is induced in the PCBM by the ferroelectric polarization. The magnitude of the n-
surface charge density, however, cannot be directly estimated from the channel 
conductance, because the relation between mobility and ρ is not straightforward for an 
injection limited transistor. 
 
Figure 2 Transfer curves of polymer FeFETs with unipolar semiconductor layers. a, A pristine n-type polymer 
FeFET with unannealed PCBM and a 1.7 µm thick insulator layer at a drain voltage of 10 V. b, A p-type polymer 
FeFET with MEH-PPV that was previously put into the off-state. Data taken from Chapter 2. 
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3.4 Ambipolar charge transport 
With the switching of the p- and n-channel separately demonstrated, we combine the two in 
a blend to create ambipolar devices. The transfer curve of the ambipolar FeFET shown in 
Figure 3 exhibits a characteristic “butterfly” shape: starting in the p-channel mode, the 
application of a positive gate voltage leads to a decrease of the channel (hole) current. 
When the gate field approaches the coercive field of the ferroelectric, the FET switches 
from the p-mode into the n-mode, leading to a sharp increase in the current. A negative VG 
suppresses the electron current until the hole current switches on. Once programmed, the 
device therefore operates as either a p-type or an n-type FET. The gate current in Figure 3 
shows two peaks due to the ferroelectric polarization, which coincide, as expected, with the 
drain-current reversal points. Furthermore, the peaks in the gate current show a splitting: 
the presence of a drain voltage leads to a slightly different gate field at the drain as 
compared with the source. Since the ferroelectric switching is a sharp transition at the 
coercive field, these slightly different gate fields show up as different peaks in the gate 
current. 
Figure 3 Transfer curve (full circles) of an ambipolar polymer FeFET, demonstrating hole and electron 
accumulation, and the measured gate current IG. The insulator layer thickness was 0.9 µm, and the drain voltage 




The drain-current on/off ratio at VG = 0 is about 1, in contrast to unipolar FeFETs 
(see Chapter 2). Nonvolatile memory functionality can now be obtained using the gradient 
of the channel current with gate voltage. As illustrated by Figure 4, the application of a 
small positive gate voltage increases the channel current in the n-mode and decreases it in 
the p-mode. These measurements were performed after 5 ms programming pulses to 
illustrate the response time of the device, which typically amounts to ~1 ms. Shorter 
programming pulses of 0.1 to 0.5 ms resulted in a state with a low drain current, indicating 
that the device is neither in p- nor n-accumulation mode. This shows that the device 
switches between the n- and p-mode via a depolarized state. For unipolar FeFETs, it has 
been suggested that the programming time is limited by the intrinsic RC-time of the device, 
where R is equal to the off-state conductance and C is equal to the switched charge divided 
by the applied voltage [14]. For ambipolar devices that are always in an accumulation mode, 
one could therefore expect that the switching is inherently faster. However, the occurrence 
of the depolarized state explains why the observed programming times are nearly equal to 
the response time of unipolar FeFETs (see Chapter 2). Interestingly, by controlling the 
programming pulse duration, this state can be accessed and used as an additional memory 
mode, separate from the n- and p-mode, which increases the overall memory density of the 
device. 
 
Figure 4 Drain-current response to a small gate voltage in the n-mode (squares, left scale) and in the p-mode 
(circles, right scale) after 5 ms programming pulses of ±85 V. The insulator layer thickness was 0.9 µm and the 
drain voltage was 1 V. 
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3.5 Remanent electron surface charge density 
The fact that the drain currents in n- and p-mode are nearly the same means that the product 
of mobility and semiconductor interface charge density is the same. The mobility of pure 
PCBM transistors with gold electrodes is two orders of magnitude higher than that of 
MEH-PPV (see Chapter 2 and [15]). This suggests that the electron density in the n-mode is 
much lower than the hole density in the p-mode, possibly due to the presence of an 
electron-injection barrier. The other option would be that both charge densities are equal, 
but that the electron mobility is much lower than expected due to the morphological 
difference between a pure PCBM layer and layers blended with MEH-PPV. To eliminate 
the effect of an injection barrier, we prepared devices similar to the one in Figure 3, but 
with samarium source–drain contacts evaporated on top of the semiconductor blend. 
Samarium forms an ohmic contact for electrons because its work function is 2.7 eV, which 
is 1 eV above the LUMO level of PCBM. The electron-current response of this device is 
presented in Figure 5 and demonstrates that the electron current is not significantly 
enhanced by elimination of the contact barrier. This directly shows that the equivalent 
electron- and hole-current responses in Figure 3 are not due to a large density inequality but 
to an equal mobility for both electrons and holes. 
 
Figure 5 Transfer curve (full circles) and the measured gate current (solid line) of an FeFET as depicted in Figure 
1, but with samarium source–drain contacts deposited on top of the semiconductor to create ohmic contact for 





Selective remanent ambipolar charge transport in polymer FeFETs was demonstrated. The 
ambipolar FeFET can be switched into a p- or n-type mode using the remanent polarization 
of the ferroelectric gate insulator. Hence, they may be applied as switches in logic circuits 
or as nonvolatile memory elements. 
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Low-voltage programmable ferroelectric polymer 
field-effect transistors 
R.C.G. Naber, B. de Boer, P.W.M. Blom, D.M. de Leeuw, Applied Physics Letters 2005, 87, 203509. 
4.1 Introduction 
In recent years there has been a surge in research efforts to make organic nonvolatile 
memories [1-8]. One type of memory element under investigation is the organic transistor 
with a functionalized polymer gate dielectric [4-8]. The main benefit of this device is that it 
should integrate easily into an existing technology based on organic transistors because of 
the similar device architecture. Memory functionality is obtained by the bistable 
polarization of a polymer ferroelectric or electret gate dielectric, which remanently 
attenuates the charge density in the semiconductor channel. We have recently demonstrated 
a solution-processed FeFET based on the combination of poly(vinylidene fluoride-
trifluoroethylene) (PVDF-TrFE) as the ferroelectric polymer and a poly(p-phenylene 
vinylene) derivative as the semiconducting material (see Chapter 2). Comparison to other 
recent reports shows that only the P(VDF-TrFE)-based device has a short programming 
time of 1 ms that is in agreement with the speed of organic circuits. Singh et al. found that 
their electret-based devices are charged in about 40 seconds [7]. Schroeder et al. have not 
reported a programming time for their ferroelectric-like MXD6 nylon-based devices [6], 
but the switching time of nylons is known to be longer, by 4 orders of magnitude, than that 
of P(VDF-TrFE) at the same applied electric field [9]. P(VDF-TrFE) is therefore the best 
materials choice. However, a major shortcoming of the reported FeFETs is that the 
programming voltage, estimated from the drain current saturation points in the transfer 
curve measurement, amounts to 50 V or more (see Chapter 2 and [5]), while in organic 
FETs and invertors the operating voltages are typically 10 to 20 V [10]. Here we report on 
polymer FeFETs that have a programming voltage of 15 V and a good data retention 
capability. These measurements were enabled by the optimized processing and deposition 
of the ferroelectric. 
 
4.2 Ferroelectric polymer films spin coated from cyclohexanone 
Because ferroelectrics switch at a specific electric field called the coercive field, low-
voltage operational FeFETs can be obtained by using a thin ferroelectric gate dielectric. 
However, in order to obtain high quality thin films one needs to optimize the deposition 
method. All previous reports on spin-coated P(VDF-TrFE) thin films were done with 
dimethylformamide (DMF) or 2-butanone (MEK) as a solvent, most likely due to the high 
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solubility of 100 g/L or more. DMF, however, is carcinogenic and hydroscopic (it absorbs 
moisture) and therefore has a limited applicability [11]. MEK has a low viscosity and a 
high vapor pressure, which is detrimental to its film forming characteristics. Consequently, 
our attempts to make thin film capacitors with MEK often resulted in a short circuit 
between the top and bottom electrodes. This happens especially with gold electrodes, which 
are typically used for source-drain electrodes in organic FETs, because evaporation 
deposition can lead to diffusion of the metal into the polymer. This probably explains the 
fact that most reports on P(VDF-TrFE) thin film capacitors use aluminium or nickel top 
electrodes [12], because these metals chemically react with fluoropolymers [13,14], which 
prevents diffusion. We solved this processing problem and obtained high quality thin films 
using cyclohexanone as a solvent, which has a higher viscosity than either MEK or DMF. 
Other more viscous solvents such as 4-hydroxy-4-methyl-2-pentanone were tested as well, 
but these form an unprocessable, gel-like solution at higher concentrations. Cyclohexanone 
on the other hand, forms clear solutions at high concentrations. As a result, we obtained a 
viscous solution that is especially suitable for spin-coating. The kinematic viscosity, 
measured with an Ubbelohde glass capillary viscometer at 293 K, is 73 mm2/s for a 50 g/L 
concentration. This value is comparable to that of certain motor oils. 
Figure 1 Current-voltage characteristics of a capacitor with a ferroelectric layer thickness of 200 nm. The voltage 





To demonstrate the high quality of the thin films spin-coated from this solution, 
we prepared capacitors. Bottom electrodes were deposited onto clean glass substrates by 
shadow mask evaporation of a thin chromium adhesion layer and gold. Subsequently, 
poly(vinylidene fluoride-trifluoroethylene) 65-35 mol% random copolymer (Solvay Duphar, 
Belgium) was applied by spin-coating 50 g/L cyclohexanone solutions (dissolved and 
filtered at 60 °C) at 4000 rpm. The films were annealed in a vacuum oven at 138 °C to 
enhance the crystallinity. The layer thickness, determined using a Dektak profilometer, was 
200 nm. Capacitor devices with an area of 1 mm2 were completed by shadow mask 
evaporation of a second gold layer. Dielectric displacement measurements performed at 
10 Hz yielded a remanent polarization of 74 mC/m2 and a coercive field of 50 MV/m. 
These values are identical to those of the bulk material [15]. Figure 1 presents the current-
voltage characteristic of the capacitors as measured with a Keithley 2400 SourceMeter, 
which shows that the leakage current at an electric field of 90 MV/m has a low value of 2 
mA/m2. The current peaks in the measurement are due to the ferroelectric polarization. 
Figure 2 presents AFM measurements on the films after annealing. Especially the phase 
image clearly shows that the films consist of crystallites that are interconnected similar to a 
maze, with a width in the range of 60 to 120 nm. The root-mean-square surface roughness 
is 5 nm, which is a typical value for a semicrystalline polymer. 
 
4.3 Ferroelectric polymer field-effect transistors 
Having demonstrated these ferroelectric polymer thin films, we proceed with FeFETs. In 
the transfer curve measurement, the drain voltage is preferably small so that it will not 
affect the polarization state of the ferroelectric. Measurements performed with a drain 
voltage that is half the coercive field of the ferroelectric layer gave transfer curves which 
are askew due to this effect. In order to avoid this but still obtain a high drain current signal 
Figure 2 AFM measurement on an annealed P(VDF-TrFE) layer with a thickness of 200 nm. The area size is 
2×2 µm2 with on the left the topography (20 nm grayscale range) and on the right the phase response of the same 
area (7° grayscale range). 
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with a small drain voltage, we use a semiconducting polymer with a high mobility, namely 
regioregular poly(3-hexylthiophene) (rr-P3HT). This polymer crystallizes, which enhances 
the molecular orbital overlap and forms a high mobility phase [16]. 
The fabrication of the FeFETs was kept identical to the capacitors, except that the 
top electrode consists of gold source-drain electrodes. These were deposited with shadow 
mask evaporation, using a wire to create the channel. The typical source-drain spacing 
amounts to 10 µm. Regioregular poly(3-hexylthiophene) (Rieke Metals, Inc.; electronic 
grade; 98.5 % regioregular) was purified after purchase by the following procedure. It was 
dissolved in distilled toluene, dedoped with hydrazine at 60 °C and precipitated in methanol. 
The fraction collected was Soxhlet extracted for at least 64 hrs with methanol, n-hexane, 
CH2Cl2 and finally with CHCl3. The chloroform fraction was precipitated in methanol, 
dried under vacuum and stored in the glovebox under a N2 atmosphere. The purified 
semiconducting polymer was dissolved in chloroform and spin-coated onto the FeFET in a 
N2 filled glovebox. These devices were annealed a second time in a vacuum oven at 138 °C 
to raise the crystallinity of the rr-P3HT. Experiments without annealing a second time 
resulted in a lowering of the mobility which indicates that the annealing enhances the 
semiconductor crystallinity. Figure 3 presents a transfer curve measurement performed in 
dark and vacuum using a Keithley 4200 semiconductor analyzer. The device operates in the 
linear regime because the gate voltage far exceeds the drain voltage. The field-effect 
mobility derived from the slope at zero gate bias, using a measured insulator capacitance 
per unit area of 44 nF/cm2, is 8×10–3 cm2/Vs, which is a typical value for this polymer [16]. 
Figure 3 Ferroelectric field-effect transistor transfer curve (filled circles) and the gate current (line) obtained with 
a gate insulator layer similar to that in Figure 1 and a regioregular poly(3-hexylthiophene) semiconductor material. 
The drain voltage VD, semiconductor channel width W and length L are included. The device was previously 




The gate current at -18 V that can be expected based on the leakage current measurement in 
Figure 1 and the total surface area of the transistor is 4 nA, but it is higher than that in 
Figure 3 because in accumulation the unpatterned semiconductor layer acts as a leakage 
path between the source-drain and gate electrodes. 
4.4 Memory retention 
The industrial standard for data retention of any nonvolatile memory device is 10 years. 
Retention times up to 1 week have been measured on organic memory transistors, but these 
measurements were under floating gate conditions (see Chapter 2 and [6,7]). This slows 
down retention loss because the charges in the gate electrode are not free to exit the device. 
Unni et al. performed their retention measurement in nonfloating conditions, but the drain 
voltage level of -40 V is much higher than necessary and therefore does not represent the 
nondestructive read-out operation of FeFETs [5]. For inorganic FeFETs, the primary 
mechanisms for retention loss are depolarization and charge injection into the ferroelectric 
[17]. For P(VDF-TrFE) the latter mechanism is less probable because it is a wide bandgap 
insulator unlike most inorganic ferroelectrics. The depolarization field is caused by the 
field-effect band-bending in the semiconductor and it increases with decreasing 
ferroelectric layer thickness [18]. It is therefore especially relevant to measure the 
depolarization dynamics with the present thin films. We measure the data retention with all 
the electrodes near 0 V, so that the externally applied fields are low and the device is free to 
depolarize. This is also the standard method of obtaining the retention time for inorganic 
Figure 4 Data retention measurement of the on- and off-state drain current of an FeFET with a gate insulator layer 
similar to that in Figure 1, obtained with a continuous drain voltage and with the gate and source electrodes 
connected to 0 V. The inset shows the drain current on/off ratio on a double logarithmic scale. 
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FeFETs [19]. Figure 4 presents the results obtained after sweeping the gate voltage to 
±18 V and shortly connecting the three terminals together to remove any capacitive charge. 
The drain voltage was lowered by a factor of 100 with respect to Figure 3 because the gate 
current is much lower at zero gate bias and the drain current therefore exceeds the gate 
current even at such a low drain voltage. The measurement in Figure 4 is consistent with 
Figure 3, since the drain currents are also decreased by a factor of 100. The on- and off-
currents change only slightly in 3 hours. The reprogrammed devices start at the initial 
current levels again, which indicates that they change due to depolarization. The inset in 
Figure 4 shows that the drain current on/off ratio decreases linearly on a logarithmic 
timescale. Using the slope, the predicted retention time for an on/off ratio higher than 10 is 
108 minutes, which exceeds the 10 year requirement. 
 
4.5 Conclusion 
We demonstrated a polymer nonvolatile memory device with a programming voltage of 
15 V, which is compatible with voltages used in integrated circuits based on organic 
semiconductors. This operation voltage is achieved by optimizing the ferroelectric layer 
deposition technique using cyclohexanone as a solvent, which results in thin, smooth and 
defect-free ferroelectric films. 
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Extrinsic versus intrinsic switching in ultra-thin 
ferroelectric polymer films 
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5.1 Introduction 
Kliem et al. [1] have recently made an interesting contribution on the ferroelectric 
switching of ultra-thin Langmuir-Blodgett (LB) films of ferroelectric polymer 
poly(vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)) in metal-ferroelectric-metal 
capacitors. The question that was addressed is whether the ferroelectric switching 
behaviour in these films is ‘extrinsic’ or ‘intrinsic’. Ferroelectric switching is usually 
extrinsic: It begins with the local nucleation of domains with reversed polarization and 
subsequently these domains grow by a domain wall motion. Intrinsic switching is defined 
by the absence of such a switching relaxation mechanism. Theoretically, this could occur 
when the ferroelectric crystal has no nucleation centers such as crystal defects. Several new 
and important experimental results were obtained in [1] that favour extrinsic switching and 
speak against intrinsic switching. Here we briefly review all the papers on the subject to 
place [1] in a broader scope and to establish the main question: What is the physical reason 
for the thickness dependence of the ferroelectric behaviour of the LB films? We then 
summarize two published papers which showed that the influence of the capacitor 
electrodes is a better explanation for the thickness dependence than intrinsic switching. This 
alternative explanation supports the findings in [1]. We also present additional 
measurements that confirm the influence of the capacitor electrodes. 
In 2000 a pioneering work on capacitors with ultra-thin LB films of P(VDF-TrFE) 
and aluminium electrodes demonstrated the film thickness dependence of the coercive field 
Ec for thicknesses between 100 nm and 1 nm [2]. With decreasing thickness, Ec first 
increases and then saturates below a thickness of 15 nm, to a value of 5 MV/cm. This 
increase and saturation of Ec was explained by a transition from extrinsic to intrinsic 
ferroelectric switching in the context of Landau-Ginzburg mean-field theory. Several 
scientific groups questioned the intrinsic nature of the switching [3-7]. A follow-up report 
on [2] about the same LB films showed that they switch a million times slower than the 
bulk material, which was argued to be consistent with the intrinsic switching dynamics 
derived from the Lagrange equation for the Gibbs free energy [8]. It was also reported that 
the films do not switch at all below the coercive field. This was explained by a generic 
property of intrinsic switching, namely that the dipoles are highly correlated and therefore 
switch either coherently or not at all. Reports [2] and [8] therefore point to the conclusion 
that the experimentally observed thickness dependence of the LB films is explained by 
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intrinsic switching. However, the experiments described in [1] can be summarised as 
follows: 
 
(i) The coercive field does not saturate with decreasing film thickness. 
(ii) The switching time dependence on applied electric field and temperature are not 
well described by the intrinsic switching dynamics derived from the Lagrange 
equation for the Gibbs free energy [8]. 
(iii) The films switch to some degree below the coercive field. 
 
As discussed in [1], results (i) and (iii) speak against intrinsic switching while result (ii) can 
perhaps be addressed by modifying the theoretical model. But if intrinsic switching does 
not occur then why are the coercive field and the switching kinetics thickness dependent? 
Several possible mechanisms have been proposed for an increase of Ec in 
ferroelectric thin film capacitors, including domain wall pinning [9], built-in depletion 
field-assisted switching [10] and near-by-electrode charge injection [11,12]. The last two 
models do not apply to the LB films because P(VDF-TrFE) is not a semiconductor. Domain 
wall pinning appears to be an applicable explanation for the results reported in [1], but the 
model has not yet been applied to the LB films in a quantitative way. A mechanism that 
applies specifically to the LB films was proposed in 2003 [13]. The mechanism implies a 
small separation between the compensation charges and the electrode interfaces. The model 
could explain the experimentally observed thickness dependence of the coercive field of the 
LB films in a quantitative way without introducing intrinsic ferroelectric switching. We 
note that a previous theoretical discussion on a similar mechanism predicted a different 
coercive field thickness dependence due to the use of a different set of underlying 
assumptions [14]. This issue is the subject of an ongoing discussion. An alternative 
explanation for the thickness dependence of the switching kinetics was reported in 2004 
(see Chapter 1 or [15]). An experimental work on spin coated P(VDF-TrFE) films with a 
thickness of down to 60 nm compared the use of conductive polymer and aluminium 
bottom electrodes. It was shown that the switching kinetics are dependent on the film 
thickness with aluminium electrodes but not with conductive polymer electrodes. The 
capacitors with LB films were made with aluminium electrodes [2,8], so it is reasonable to 
conclude that the thickness dependence was induced by the use of aluminium. Reports [13] 
and [15] therefore indicate that the experimentally observed thickness dependence of the 
LB films is not a characteristic of P(VDF-TrFE) but a characteristic of the electrode 
interfaces. This alternative explanation for the thickness dependence of the LB films 
supports the lack of intrinsic switching reported in [1]. 
 
5.2 Thickness scaling with gold electrodes 
To emphasise the important role of the electrode interfaces, we investigated the thickness 
scaling of capacitors with gold electrodes. Previously, our attempts to make capacitors with 
noble metals most often resulted in making contact between the top and bottom contact but 
we recently demonstrated how to solve this problem with an optimized spin coating 
technique (see Chapter 4 or [16]). With a few additional optimisations we could scale the 
thickness down to 60 nm to make the films directly comparable to 64 nm thick LB films [1]. 
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The capacitors were prepared on clean glass substrates. For the bottom electrodes, a 1 nm 
thick chromium adhesion layer and a 15 nm thick gold layer were deposited by shadow 
mask evaporation, followed by an UV ozone treatment to remove any organic impurities 
[17]. Solutions of poly(vinylidene fluoride-trifluoroethylene) 65-35 mol-% random 
copolymer (Solvay Duphar, Belgium) in cyclohexanone were prepared and filtered at 60 °C 
and spin coated at room temperature with a rotation speed of 4000 rpm. The film thickness 
was varied by concentration adjustment. During the spin coating procedures, the 
atmospheric humidity was controlled to less than 20 % using a dry N2 gas flow because a 
high humidity can affect the film morphology [18]. The films were annealed in a vacuum 
oven for 2 hours at 138 °C with slow heating and cooling rates. Capacitors with a crossbar 
layout and an area of 1 mm2 were completed by evaporation of 50 nm thick gold electrodes. 
Polymer film thicknesses were determined using a Dektak profilometer. 
In Figure 1 the charge displacement D versus applied field E measurement of a 
capacitor with gold electrodes and a ferroelectric polymer film thickness d of 60 nm is 
presented. Identical charge displacement curves were measured for d = 80, 100, 130 and 
155 nm. The derived values for the coercive field Ec = 47 MV/m, the remanent polarization 
Pr = 70 mC/m2 and the switching frequency of 100 Hz are all normal values for the bulk 
material [19]. This shows that the ferroelectric properties of P(VDF-TrFE) films are 
thickness independent down to 60 nm. This is not the case with aluminium electrodes, as 
evidenced by a switching frequency decrease to 1 mHz and an Ec increase [1]. The Ec 
increase is presented in Figure 2. For a d value of 60 nm, Ec is either 150 MV/m with 
aluminium electrodes or 47 MV/m with gold electrodes. This means that aluminium 
induces a threefold increase of Ec and a 105-fold decrease of the switching frequency when 
d = 60 nm. This strengthens the conclusion that the thickness dependence of the LB films is 
not a characteristic of P(VDF-TrFE) but a characteristic of the electrode interfaces. We note 
that a very recent paper reports on ultra-thin P(VDF-TrFE) film capacitors with gold 
electrodes and diethyl carbonate as the spin coating solvent [20]. A comparison to results 
with aluminium electrodes showed that the gold electrodes enhance the thickness scaling of 
the remanent polarization and the switching kinetics, which confirms the results presented 
in this comment. The paper does not address the thickness scaling of the coercive field. 
 
5.3 Conclusion 
Pioneering work on ultra-thin P(VDF-TrFE) Langmuir-Blodgett films indicated a transition 
from extrinsic to intrinsic ferroelectric switching [2,8]. The lack of several key features of 
intrinsic switching in the experimental work reported in [1] speaks against intrinsic 
switching. Two published papers [13,15] and the results presented in this comment support 
a lack of intrinsic switching and point to the conclusion that the thickness dependence of 
the LB films is due to the influence of the electrode interfaces. We hope that this 
understanding will invoke new theoretical and experimental work to address the problem of 
making contacts to ultra-thin P(VDF-TrFE) films without affecting its properties. We note 
that this experimental problem is similar to the electrode interface effects that occurred 
when making contacts to other bistable molecules such as rotaxanes [21], which shows that 
this kind of problem is fundamental for science on molecular electronic devices. 




Figure 1 Charge displacement D versus applied electric field E of a ferroelectric capacitor with gold electrodes 
and a ferroelectric polymer film thickness of 60 nm. The measurement was performed with a Sawyer-Tower 
circuit at a frequency of 100 Hz. 
Figure 2 Coercive field Ec versus the film thickness of ferroelectric polymer P(VDF-TrFE). The filled symbols 
were extracted from Figure 7 in [1]. The open symbols are results on ferroelectric capacitors with gold electrodes. 
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High charge density and mobility in an organic 
transistor 
R.C.G. Naber, M. Mulder, B. de Boer, P.W.M. Blom, D.M. de Leeuw, Organic Electronics 2006, 7, 132. 
6.1 Introduction 
Organic field-effect transistors (OFETs) have reached a technological level where they 
might be applied in a number of products, ranging from RFID tags to active-matrix (AM) 
driven displays. Active-matrix electronic-paper displays driven by OFETs have recently 
been demonstrated [1], and application of OFETs for AM liquid crystal displays is also 
considered. An inherent disadvantage of organic FETs is that the current driving capability 
is limited by the relatively low mobility, as compared to their inorganic counterparts. A 
high current response/conductance is advantageous for driving organic light-emitting 
diodes (OLEDs) and it reduces the charging time of gate capacitors in integrated circuits. 
The conductance is determined by the product of charge carrier density in the channel, 
governed by the capacitance of the gate dielectric, and the charge carrier mobility. In a 
recent demonstration of an AM driven OLED display pentacene-based drive transistors 
were used, exhibiting a conductance of typically 0.2 µS [2]. These pentacene FETs make 
use of the high carrier mobility of 0.6 cm2/Vs that can be achieved in vacuum-deposited 
small molecules. An important question is whether such a large conductance can also be 
achieved in solution-processed polymer transistors, of which the mobility is at least an 
order of magnitude lower as compared to their small-molecule based counterparts. For this 
a large carrier density and carrier mobility needs to be combined in one single polymer 
transistor.   
One way to increase the maximum charge carrier density is by increasing the 
capacitance of the gate dielectric. It has been shown that the high capacitance of a polymer 
electrolyte can induce a charge density of 3 C/m2 [3], but only in combination with a 
strongly limited carrier mobility of 4×10-4 cm2/Vs in pentacene, which results in a low 
conductance value of 0.07 µS. Another approach is to use a thin polymer film with a high 
dielectric constant k [4]. One promising candidate material is polyvinylidene fluoride 
(PVDF) and its co- and terpolymers because it has a high dielectric constant and dielectric 
strength [5]. A pentacene based transistor using a PVDF terpolymer gate dielectric with a 
mobility of 1 cm2/Vs has been demonstrated [6]. However, the transistor was made with a 
low-k buffer layer on top of the dielectric which lowered the effective k-value by 50%. The 
buffer layer was necessary because of the high surface roughness of the dielectric layer, 
which would have lowered the mobility due to charge trapping effects inside roughness 
valleys at the dielectric-semiconductor interface [7]. Field-effect transistors based on 
pentacene and regioregular poly(3-hexylthiophene) (rr-P3HT) with a PVDF gate dielectric 
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without a buffer layer have also been demonstrated [8,9]. The highest mobility was 
8×10-3 cm2/Vs in rr-P3HT, which was obtained using a PVDF gate dielectric with a surface 
roughness of 5 nm (see Chapter 4 or [9]). In recent literature the reported mobility of rr-
P3HT is most often higher than 1×10-2 cm2/Vs [10]. The fact that the mobility of rr-P3HT is 
generally higher confirms that the mobility on PVDF without a buffer layer is limited by 
the surface roughness of PVDF. In this manuscript we demonstrate that a top-gate transistor 
layout enables a smooth interface between rr-P3HT and PVDF copolymer poly(vinylidene 
fluoride-trifluoroethylene) (P(VDF-TrFE)). The change from a bottom-gate to a top-gate 
layout is a more expedient solution to the roughness problem than using a buffer layer, 
because it does not lower the effective k-value of the gate dielectric. With the top-gate 
transistor layout a semiconductor mobility of 0.1 cm2/Vs is obtained in rr-P3HT, which is 
an increase of about one order of magnitude. Furthermore, we demonstrate that a charge 
density of 28 mC/m2 is induced by the ferroelectric and dielectric polarization of P(VDF-
TrFE). The combination of high mobility and charge density induces a large conductance of 
0.3 µS. It is this large conductance value that makes the transistors applicable as drive 
transistors in active-matrix organic light-emitting diode displays [2,11]. 
 
6.2 Experimental 
The transistors were prepared upon clean glass substrates onto which silver source-drain 
electrodes were deposited with shadow mask evaporation, using a wire to create the 
channel. The substrates were subsequently annealed at 140 °C in air to increase the 
adhesion. The workfunction of the annealed silver measured with a Kelvin probe was 
4.4 eV. Regioregular poly(3-hexylthiophene) (electronic grade; 98.5 % regioregular; Rieke 
Metals, Inc.) was purified as described in a previous report (see Chapter 4 or [9]). 
Chloroform solutions were spin coated in a N2 filled glovebox. A rotation speed of 4000 
rpm was used to minimize the surface roughness. The layer thickness was typically 60 nm. 
The samples were subsequently annealed in a vacuum oven at 140 °C to enhance the 
crystallinity of the rr-P3HT. On top of this layer, the gate dielectric was applied by spin 
coating filtered 2-butanone solutions of either polytrifluoroethylene (PTrFE) or 
poly(vinylidene fluoride-trifluoroethylene) 65-35 mol-% random copolymer (Solvay, 
Belgium). It is crucial in this step that the semiconductor layer does not dissolve in the 
solvent 2-butanone. A solubility test showed no coloration of this colorless solvent after 
prolonged stirring, indicating that 2-butanone is a non-solvent to rr-P3HT. The samples 
were annealed again in a vacuum oven at 138 °C to enhance the crystallinity of the gate 
dielectric. The transistors were finalized by evaporation of silver gate electrodes. Current 
transport measurements were performed in dark and vacuum using a Keithley 4200 
semiconductor analyzer. Polymer layer thicknesses were determined using a Dektak 
profilometer. 
 
6.3 Ferroelectric-semiconductor interface 
The top-gate field-effect transistor layout is shown in Figure 1a, with silver source, drain 
and gate electrodes and a P(VDF-TrFE) gate dielectric film on top of the rr-P3HT 
semiconductor film. In order to reduce the roughness at the semiconductor-dielectric 
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interface, the rr-P3HT was spin coated at a rotation speed of 4000 rpm. The topography of a 
rr-P3HT layer as measured with an AFM is presented in Figure 1b. The root-mean-square 
roughness derived is about 0.7 nm. 
Figure 2 shows a typical transfer curve measurement of a top-gate ferroelectric 
FET (FeFET) as depicted in Figure 1a. The drain current has a bistability at zero gate bias 
due to the ferroelectric polarization of the gate dielectric, similar to the results obtained for 
FeFETs with a bottom-gate layout and a poly(p-phenylene vinylene) derivative as the 
semiconductor (see Chapter 2 or [12]). The charge transport mobility value derived from 
the drain current slope in the on-state at zero gate bias is 0.12 cm2/Vs. We can compare this 
mobility value to the results obtained by us with rr-P3HT bottom-gate FeFETs because all 
the active materials used were identical (see Chapter 4 or [9]). The mobility for the bottom-
gate FeFETs was 8×10-3 cm2/Vs which shows that changing the transistor layout from a 
bottom-gate to a top-gate geometry increases the mobility by more than one order of 
magnitude. The mobility increase can be explained by the semiconductor interface 
roughness of the transistors. For the bottom-gate transistors, this roughness is determined 
by the surface roughness of 5 nm of P(VDF-TrFE), but for the top-gate transistors it is 
determined by the roughness of 0.7 nm of rr-P3HT. The surface roughness of the bottom 
layers determine the semiconductor interface roughness, because the bottom layers are 
insoluble in the solvents used for depositing the second layer (see Experimental). 
Figure 1 a, The top-gate transistor layout. b, The topography of an annealed rr-P3HT layer, as measured with an 
AFM. The area is 3×3 µm2. 
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Figure 2 Hysteretic transfer curve measurement on a top-gate FeFET with P(VDF-TrFE) as the gate dielectric and 
rr-P3HT as the semiconductor. The gate insulator layer thickness and dielectric capacitance are 1.8 µm and 5.5 
nF/cm2, respectively. The drain voltage VD, channel length L and width W are -5 V, 30 µm and 6 mm, respectively. 
Figure 3 Estimation of the remanent charge density ρ in a FeFET, using data from Figure 2 (squares) and transfer 
curve measurements on a similar transistor but with a non-ferroelectric PTrFE gate dielectric (circles). By 
extrapolating the current response of the non-ferroelectric FET, we obtain a model curve. A surface charge of 
20 mC/m2 is added to the FeFET data to match the model curve. Semiconductor channel conductance G is defined 
by (LID)/(WVD). The charge density ρ is equal to the product of gate voltage VG and dielectric capacitance per unit 
area Ci. 
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6.4 Remanent surface charge density 
In Figure 3, the induced charge density in the FeFET is estimated by comparing the current 
response of non-ferroelectric with ferroelectric FETs. The non-ferroelectric FETs were 
prepared in an identical way to the FeFETs, but with polytrifluoroethylene (PTrFE) as the 
gate dielectric. PTrFE is a highly polar fluoropolymer with the same dielectric constant as 
P(VDF-TrFE), but it has a negligible ferroelectric polarization (see Chapter 2 or [12]). In 
this way, an estimate of 20 mC/m2 is obtained for the induced charge in the FeFET at zero 
gate bias. This value is consistent with a previous value of 18 mC/m2 found for FeFETs 
with a poly(p-phenylene vinylene) derivative as the semiconductor [12]. At a gate voltage 
of -150 V the induced charge increases to 28 mC/m2. This induced surface charge density is 
a high value compared to what can be obtained with conventional Si++/SiO2 transistors, 
because these transistors are limited by the dielectric breakdown of SiO2 at high applied 
fields [12]. The maximum conductance in Figure 3 is 0.3 µS which to our knowledge is the 
largest value ever reported for a semiconducting polymer. The large conductance is a 
consequence of the high semiconductor mobility and induced charge density because it is 
the product of these two. 
 
Figure 4 Current-voltage characteristic of a FeFET (circles) identical to the FeFET in Figure 2 at a gate voltage of 
-100 V and the fit obtained with Equation 2, a charge density value of 25 mC/m2 and a mobility value of 
0.15 cm2/Vs. 
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6.5 Charge transport mobility 
Having determined the charge density in the FeFET, we can confirm the linear mobility 
value using the current-voltage characteristics of the FeFET and 
 
DTGiD VVVCL
WI )( −= µ ,  (1) 
 
which is the standard equation for a FET operating in the linear regime [13]. We can 
neglect the threshold voltage in Equation 1 because the effective gate voltage, that consists 
of an applied gate voltage and the ferroelectric polarization, is high. If we also replace the 
product of VG and Ci by the induced charge density ρ we obtain 
 
DD VL
WI µρ= .    (2) 
 
Figure 4 presents the current-voltage characteristic of the FeFETs at a gate voltage 
of -100 V, operating in the linear regime. Using a ρ value of 25 mC/m2, extracted from 
Figure 3 for a gate voltage of -100 V, we obtain a good fit with Equation 2 for a mobility 
value of 0.15 cm2/Vs. This value confirms the mobility value derived from Figure 2. Figure 
4 also demonstrates the high current response of the transistor in the milliamp regime that 
enables it to drive organic light-emitting diodes. For practical applications the gate voltage 
of -100 V would need to be reduced by using a thinner gate dielectric. FeFETs with a gate 
dielectric thickness of 200 nm have been demonstrated (see Chapter 4 or [9]), which would 
reduce the gate voltage from -100 V to -11 V. 
An increase of the k-value of the gate dielectric generally leads to a sharp decrease 
of the mobility of organic semiconductors [14]. This decrease is due to the dipolar disorder 
inside polar dielectrics which broadens the density of states and ultimately increases the 
energy barrier for hopping transport. The highest mobility reported for rr-P3HT is 
0.3 cm2/Vs [15]. Considering the k-value of P(VDF-TrFE) of 11 and the dependence of the 
mobility on the k-value of the gate dielectric, a maximum semiconductor mobility of 
0.03 cm2/Vs is expected for a FeFET. This is about one order of magnitude lower than the 
observed mobility of 0.1 cm2/Vs in the FeFET. However, the charge density in the FeFET 
has a high value and the mobility of most organic semiconductors increases with the charge 
density [16]. The high charge density can therefore explain the high mobility in the FeFET. 
 
6.6 Conclusion 
We have shown that the mobility of a transistor with rr-P3HT as the semiconductor and 
P(VDF-TrFE) as the gate dielectric was increased by an order of magnitude to 0.1 cm2/Vs 
by using a top-gate transistor layout, because this reduces the semiconductor-dielectric 
interface roughness from 5 to 0.7 nm. A high charge density of 28 mC/m2 was induced by 
the polarizable gate dielectric which led to a large conductance value of 0.3 µS. This large 
conductance value makes the transistors applicable as drive transistors in active-matrix 
organic light-emitting diode displays. 
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* We tried to make MIS diodes during the project that is described in Chapter 2, but this failed due to the limited 
hole injection from gold into MEH-PPV when the gold is evaporated on top of MEH-PPV. Top-side evaporation is 
necessary when a bottom-gate device layout is used. The limited charge injection was determined from the 
asymmetric current-voltage response of MEH-PPV diodes contacted by indium-tin-oxide (ITO) bottom electrodes 
and gold top electrodes. The hole injection from the ITO was high, as indicated by a high current response, but the 
current in reverse bias was several orders of magnitude lower. The charge injection could be increased by using a 
high evaporation deposition rate of 2 nm/s and by storing the diodes in a glovebox for a week. Ferroelectric MIS 
diodes made with this technique did not show a clear accumulation or depletion regime however, most probably 
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7.1 Introduction 
A number of studies in recent years have been devoted to the use of the ferroelectric 
polymer poly(vinylidene fluoride-trifluoroethylene) (P(VDF-TrFE)) as the gate dielectric in 
ferroelectric field-effect transistors (FeFETs) for nonvolatile memory applications ([1,2] 
and this thesis). In Chapter 1 it was demonstrated that solution-processed polymer FeFETs 
based on P(VDF-TrFE) and a poly(p-phenylene vinylene) derivative as the semiconductor 
can have a ferroelectrically induced drain current bistability at zero gate bias [3]. Fig. 1 
presents a transfer curve measurement on an FeFET with a top-gate device layout and 
poly(3-hexylthiophene) (P3HT) as the semiconductor. Chapter 6 demonstrated that these 
top-gate FeFETs combine the drain current bistability with an enhanced hole transport 
mobility of 0.1 cm2/Vs due to a reduction of the ferroelectric-semiconductor interface 
roughness to 0.7 nm [4]. In this Chapter we present P(VDF-TrFE)/P3HT based metal-
insulator-semiconductor (MIS) diodes with a top-gate device layout. MIS diodes based on 
P(VDF-TrFE) have been studied before, but the semiconductor material was invariably 
silicon [5-7]. 
A MIS diode can be used to provide information that is complementary to the 
information that can be derived from transistors [8]. One can measure the effect that 
accumulation and depletion of the semiconductor has on the device capacitance. In 
accumulation it is the capacitance of the insulator and in depletion it is the capacitance of 
the insulator and semiconductor combined. Here we use the unique capabilities of MIS 
diodes to answer two important questions about the measurement in Fig. 1. First, what 
happens to the polarization state of the gate dielectric after depleting the semiconductor 
with a positive gate voltage? It is feasible that the ferroelectric keeps the semiconductor 
depleted, but it is also possible that the ferroelectric depolarizes due to the lack of free 
Ferroelectricity-functionalized organic field-effect transistors 
 
74
(minority) charge carriers that compensate the ferroelectric polarization charge. Secondly, 
what is the surface charge density induced by the ferroelectric polarization in the on-state of 
the FeFETs? The value was estimated to be 20-30 mC/m2 from a comparison between the 
current response of FeFETs with nonferroelectric FETs, using the Vissenberg model [9], 
but a direct measurement of the amount of charge that enters and leaves the semiconductor-
insulator interface has not yet been reported. This direct measurement is prohibited in our 
FeFETs due to the presence of a parasitic capacitance that consists of the overlap between 
the source-drain and gate electrodes. 
7.2 Experimental 
For the bottom electrodes, a chromium adhesion layer and gold were evaporated onto clean 
glass substrates. Regioregular P3HT (electronic grade; 98.5 % regioregular; Rieke Metals, 
Inc.) was purified as described in Chapter 4. Filtered chloroform solutions were spin coated 
in a N2 filled glovebox. A rotation speed of 4000 rpm was used to minimize the surface 
roughness, as described in Chapter 6. The rr-P3HT layers had a thickness of 60 nm and 
they were annealed in a vacuum oven at 140 °C to enhance the crystallinity. The gate 
dielectric was applied by spin coating filtered 2-butanone solutions of polytrifluoroethylene 
(PTrFE) or P(VDF-TrFE) 65-35 mol-% random copolymer (Solvay Duphar, Belgium). 
During the spin coating procedures, the atmospheric humidity was controlled to less than 
20 % using a dry N2 gas flow because a high humidity can affect the film morphology [10]. 
It is crucial in this step that the P3HT does not dissolve in the solvent 2-butanone. A 
solubility test showed that this does not occur, as described in Chapter 6. The solubility 
issue led us to use 2-butanone instead of cyclohexanone, which is a better solvent for spin 
Figure 1 Hysteretic transfer curve measurement on a top-gate FeFET with P(VDF-TrFE) as the gate dielectric and 
rr-P3HT as the semiconductor. The gate insulator layer thickness was 1.8 µm. The drain voltage VD, channel length 
L and width W are -5 V, 30 µm and 6 mm, respectively. The data was taken from Chapter 6.
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coating thin films of P(VDF-TrFE) (see Chapters 4 and 5). A solubility test showed that 
cyclohexanone has only a low solubility to P3HT and then only at elevated temperatures, so 
it may be possible to use this solvent too. The samples were annealed again in a vacuum 
oven for 2 hours at 140 °C to enhance the crystallinity of the gate dielectric. The diodes 
were finalized by shadow mask evaporation of circular silver gate electrodes with a 
diameter of 1 to 4 mm. The devices presented here all had a diameter of 1 mm. 
Measurements were performed in dark and vacuum. Polymer layer thicknesses were 
determined with a profilometer. 
 
7.3 Nonferroelectric MIS diodes 
As a first step, we establish the behaviour of nonferroelectric polymer MIS diodes with 
PTrFE as the gate dielectric. PTrFE is semicrystalline and highly polar just like P(VDF-
TrFE), but its ferroelectric polarization is negligible, as demonstrated in Chapter 2. Figure 2 
presents the typical capacitance-voltage (C-V) characteristics as measured with an Agilent 
4284A LCR meter. The semiconductor layer capacitance Cs is expected to be 3.5 nF, using 
the dielectric constant of 3 and the insulator layer capacitance Ci is expected to be 2.1 nF, 
using the dielectric constant value of 11. At zero gate bias, the diode capacitance is about 
equal to the expected Ci value. A transition towards depletion occurs at around +11 V. This 
positive threshold voltage is a common characteristic of P3HT based FETs [11] and is 
attributed to fixed charges at the semiconductor-insulator interface. The depletion 
capacitance of 0.13 nF, measured at +22 V, is equal to the expected value that is derived 
from the reciprocal sum of the Cs and Ci values. In accumulation, at negative gate bias, the 
capacitance decreases with increasing bias due to a bias dependence of the dielectric 
constant of PTrFE [12]. 
 
Figure 2 Capacitance-voltage measurement on a polymer MIS diode with a nonferroelectric polytrifluorethylene 
gate dielectric film with a thickness of 360 nm. Capacitance C was calculated from –Sin(θ)/(2π×f×|Z|), with 
absolute impedance |Z|, phase angle θ and AC signal frequency f. The AC signal frequency and amplitude were 
1 kHz and 300 mV, respectively. The inset presents the MIS diode device layout, with a gold bottom electrode, a 
PTrFE gate dielectric layer on top of a regioregular P3HT semiconductor layer and a silver gate electrode. 
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7.4 Ferroelectric MIS diodes 
As a next step, we present ferroelectric MIS diodes. Figure 3 presents the typical C-V 
response of MIS diodes with a P(VDF-TrFE) gate dielectric. The expected Cs and Ci 
capacitances for this measurement are both 0.35 nF. When scanning from the accumulated 
state at -22 V towards the depleted state at +22 V, first a gradual increase of the capacitance 
is observed, similar to Fig. 2. This nonlinear capacitance increase also appears in P(VDF-
TrFE) and stems from the bias dependence of the dielectric constant [12]. Then at +11 V 
the depletion transition point is reached, which is equal to the expected coercive voltage for 
a P(VDF-TrFE) layer thickness of 220 nm. The sharp decrease is equivalent to the sharp 
transition in the FeFET as shown in Fig. 1. The depletion capacitance at large positive 
voltages is equal to the expected value. Remarkably, the scan from +22 V to 0 V has a 
transition point at typically +4 V and a high capacitance is reobtained. This voltage level 
corresponds to the +11 V transition point in Fig. 2, considering the differences of the gate 
dielectric film thickness. As a result, the C-V scan from +22 V to -22 V of the ferroelectric 
MIS diode of Fig. 3 is equivalent to the one of the nonferroelectric MIS diode shown in Fig. 
2. This clearly shows that in depletion the ferroelectric is not remanently polarized. The 
absence of remanent depletion can be understood by noting that there is no increase of the 
capacitance at +22 V in Fig. 3, which shows that no minority charge carriers (electrons) are 
attracted to the semiconductor interface. This means that if the ferroelectric should polarize 
in response to a positive gate bias, then this polarization will not be fully compensated. The 
ferroelectric then experiences a depolarization field Edp equal to the amount of 
uncompensated polarization divided by the dielectric constant of the ferroelectric [13,14]. 
The magnitude of Edp exceeds the coercive field of P(VDF-TrFE) even for a relatively 
small polarization of, for example, 10 % of the ferroelectric remanent polarization. The 
strong depolarization field can therefore explain the lack of a remanent depletion observed 
in Fig. 3. 
When the observed lack of remanent depletion is applied to the measurement in 
Fig. 1 then it indicates that the drain current bistability at zero gate bias arises because the 
gate dielectric is either in a state where the ferroelectric attracts charge carriers in the 
semiconductor, or in a depolarized state. This also explains the fact that the transfer curve 
in Fig. 1 has a gradual drain current increase in the scan from 0 V to -150 V, which 
contrasts with the sharp transition at the coercive field at positive gate bias. A depolarized 
ferroelectric loses its coercivity because the ferroelectric domains are not all aligned in the 
same direction [15]. 
The observed loss of coercivity may be disadvantageous for integrated circuit 
applications of polymer FeFETs. This is because the coercivity serves to prevent cross-talk 
between individual FeFETs in a larger array. A possible solution to this problem could be 
to use an ambipolar organic semiconductor, which allows for ferroelectric polarization in 
two directions, as illustrated in Chapter 3. However, the introduction of a finite electron 
mobility will reduce the size of the drain current bistability at zero gate bias. The key to 
integrating FeFETs therefore seems to be to either fine-tune the electron and hole mobility 
ratio or to base the memory read-out operation on the sign of the mobility, as demonstrated 
in Chapter 3, rather than the absolute electron/hole mobility difference. 
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7.5 Surface charge density 
As a final step we determine the amount of accumulated charge in the polarized state of the 
ferroelectric. Figure 4 presents pulsed charge displacement measurements that quantify the 
amount of charge that enters and leaves the MIS diodes during a programming operation. It 
can be assumed that the dielectric and leakage contributions to the displacement are the 
same for switching and nonswitching pulses. Only the remanent displacement remains after 
subtracting the nonswitching response from the switching response. The actual 
measurement point was chosen to be 40 ms after the applied pulse, to illustrate the 
remanence of the charge displacement. As shown in Fig. 4, this procedure yields a 
polarization of 40 ± 3 mC/m2 for both a positive and negative programming operation. This 
is a high value compared to what can be obtained with conventional Si++/SiO2 transistors 
because of the dielectric breakdown of SiO2 at high applied fields, as described in Chapter 
2. The fact that this charge enters and leaves the diodes within 10 ms confirms the 
millisecond programming time of polymer FeFETs. The induced charge measured here is 
larger than the 20-30 mC/m2 value that was determined indirectly from a comparison of the 
current response of FETs based on P(VDF-TrFE) and PTrFE, as presented in Chapters 2 
and 6. This indicates that these two types of FETs, while similar, are not fully comparable. 
 
Figure 3 Capacitance-voltage measurement on a polymer MIS diode similar to the one presented in Fig. 2, but 
with a ferroelectric P(VDF-TrFE) gate dielectric that had a film thickness of 220 nm. The AC signal frequency and 
amplitude were 1 kHz and 300 mV, respectively. 




Capacitance-voltage measurements on ferroelectric polymer MIS diodes showed that a 
remanent depletion of charge carriers does not occur at the ferroelectric-semiconductor 
interface after a programming operation towards depletion. This result indicates that 
unipolar polymer FeFETs have a drain current bistability at zero gate bias because they are 
either in a state where the ferroelectric attracts charge carriers in the semiconductor, or in a 
depolarized state. The amount of remanent charge induced by the ferroelectric had a large 
value of 40 mC/m2. 
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The work described in this thesis showed that ferroelectric and conjugated polymers can be 
combined to make high-performance nonvolatile memories. Ferroelectric polymers are 
insulators which can be polarized due to the presence of internal dipole moments that can 
change their direction up or down, depending on the sign of an applied field. Conjugated 
polymers are semiconductors due to the delocalization of π electrons along the polymer 
chain. The two were combined to make a ferroelectric field-effect transistor (FeFET), 
which is simply a field-effect transistor with a ferroelectric gate insulator. FeFETs are 
highly attractive due to their nonvolatile data retention, small size, rewritability, 
nondestructive read-out, low-voltage operation and short programming time. The device 
works by letting the ferroelectric polarization of the gate dielectric attenuate the charge 
density in the semiconductor in a remanent way, which then also attenuates the 
conductance of the semiconductor channel. A small drain voltage can then be used to probe 
the conductance without affecting the polarization state of the gate dielectric. By using 
polymer materials to make FeFETs, one can use low-cost solution-based manufacturing 
techniques such as spin coating and printing. The newly obtained nonvolatile memory 
technology could be used for low-cost mass data storage or integrated memory. 
The ferroelectric polymer we used was poly(vinylidene fluoride-trifluoroethylene) 
(P(VDF-TrFE)). Due to its relatively high coercive field of 50 MV/m, sub-100 nm thick 
ferroelectric layers are required in order to attain an operation voltage below 10 Volts. 
Previous reports unfortunately observed a decline in the ferroelectric switching 
performance when the film thickness is reduced to less than 100 nm. Common observations 
are an increase of the coercive field, a lower remanent polarization and/or elongated 
switching time. Several explanations had been offered for these phenomena, including a 
decrease in crystallinity and a transition from extrinsic to intrinsic ferroelectric switching. 
In Chapters 1 and 5 we have presented experimental results that point to the conclusion that 
these previous results were not a characteristic of P(VDF-TrFE) but a characteristic of the 
electrode interfaces. Employing conductive polymer or noble metal bottom electrodes we 
demonstrated an almost unaffected remanent polarization, coercive field and switching time 
behaviour down to layer thicknesses of 65 nm. The improvements enable the use of 
ferroelectric polymers in nonvolatile memories operating at a low voltage. 
In Chapter 2 we combined P(VDF-TrFE) with a poly(p-phenylene vinylene) 
(PPV) derivative conjugated polymer semiconductor to make polymer FeFETs. Transfer 
curve measurements showed that the ferroelectric polarization induces a drain current 
on/off ratio at zero gate voltage of 103 or higher. It was also shown that the memory devices 
have a short programming time, long memory retention and high programming cycle 
Ferroelectricity-functionalized organic field-effect transistors 
 
84
endurance. Transfer curve measurements on identical nonferroelectric FETs did not have an 
appreciable hysteresis, which ensured that the hysteresis observed for the ferroelectric FETs 
is a ferroelectric effect and not due to any other unintended effect. The amount of 
ferroelectric polarization was estimated to be 25% of the remanent polarization of P(VDF-
TrFE). Having established FeFETs with a p-type semiconductor, we examined the use of 
ambipolar semiconductors in Chapter 3. Ambipolar conduction, the transport of electrons 
and holes, is preferred for state-of-the-art integrated circuits based on organic FETs. We 
showed that in an ambipolar FeFET, the polarity of the channel can be remanently switched 
from p-type to n-type and back, depending on the polarization state of the ferroelectric. Due 
to the polarity switching, FeFETs are suited as a nonvolatile data-storage element in future 
logic circuits based on ambipolar organic FETs. 
In Chapters 4 and 6 we demonstrated how to obtain FeFETs with a low 
programming voltage and high field-effect mobility. FeFETs with a programming voltage 
of 15 V were achieved by optimizing the ferroelectric layer deposition technique using 
cyclohexanone as a spin-coating solvent, which results in thin, smooth and defect-free 
ferroelectric films. It was also demonstrated that these thin-film FeFETs have a good data 
retention capability. High-mobility FeFETs were obtained by depositing the ferroelectric on 
top of the semiconductor instead of the other way around. Previous FeFETs used a bottom-
gate structure which lowers the field-effect mobility due to the inherent roughness of 
P(VDF-TrFE) layers. The semiconductor could be spin coated in such a way that is has a 
low top surface roughness, which enabled an increase of the charge transport mobility by a 
factor of 10 compared to an equivalent bottom-gate structure. 
In Chapter 7 we presented (top-gate) ferroelectric metal-insulator-semiconductor 
(MIS) diodes. We used the unique capabilities of MIS diodes to answer an important 
question: What happens to the ferroelectric polarization state of the gate dielectric after 
depleting the semiconductor? Capacitance-voltage measurements showed that a remanent 
depletion of charge carriers does not occur at the ferroelectric-semiconductor interface after 
a programming operation towards depletion. This result indicates that unipolar polymer 
FeFETs have a drain current bistability at zero gate bias because they are either in a state 
where the ferroelectric attracts charge carriers in the semiconductor, or in a depolarized 
state. The surface charge density induced by the ferroelectric polarization was measured 
directly and it was 50% of the remanent polarization of P(VDF-TrFE), which is 
significantly more than previous estimates. 
We suggest that polymer FeFET is a promising low-cost memory technology 
based on the observation that it has long memory retention and is able to scale to low 
programming voltages, especially using cyclohexanone as a spin coating solvent for the 
ferroelectric polymer. The high quality ferroelectric-semiconductor interface obtained by a 
top-gate device layout may also have improved the memory performance. If the 
ferroelectric depolarization induced by semiconductor depletion, that we observed with 
MIS diodes, should be disadvantageous then the use of an ambipolar semiconductor should 






Het werk dat beschreven staat in dit proefschrift toonde aan dat ferroelektrische en 
geconjugeerde polymeren gecombineerd kunnen worden om er goed presterende niet-
vluchtige geheugens van te maken. Ferroelektrische polymeren zijn isolatoren die 
polariseerbaar zijn vanwege de aanwezigheid van interne dipoolmomenten die omhoog of 
omlaag gericht kunnen zijn, afhankelijk van het teken van een aangebracht elektrisch veld. 
Geconjugeerde polymeren zijn halfgeleiders vanwege de delokalisatie van π elektronen 
langs de polymeer keten. De twee werden gecombineerd om een ferroelektrische veld effect 
transistor (FeFET) te maken. Dat is een veld effect transistor met een ferroelektrische gate 
isolator. FeFETs zijn interessant vanwege hun niet-vluchtige data opslag, kleine grootte, 
herschrijfbaarheid, niet-destructieve uitleesmethode, functionaliteit bij lage voltages en hun 
korte programmeertijd. Het werkingsprincipe is dat je de ladingsdichtheid van de 
halfgeleider op een niet-vluchtige wijze laat beïnvloeden door de ferroelektrische 
polarisatie van de gate isolator, wat dan ook de geleidbaardheid van het halfgeleider kanaal 
bepaalt. Vervolgens kan er een laag drain voltage gebruikt worden om de geleidbaarheid te 
meten zonder dat de polarisatietoestand van de gate isolator wordt aangetast. Het gebruik 
van polymere materialen om deze FeFETs te maken maakt het mogelijk om goedkope 
fabricagetechnieken te gebruiken die gebaseerd zijn op oplossingen, zoals spin coaten en 
printen. De nieuwe niet-vluchtige geheugen technologie zou toegepast kunnen worden als 
opslagmedium voor grote hoeveelheden data of als geïntegreerd geheugen element. 
Het ferroelektrische polymeer dat gebruikt werd was poly(vinylideen fluoride-
trifluoroethyleen) (P(VDF-TrFE)). Vanwege het relatief hoge coercieve veld van 50 MV/m 
is het nodig om sub-100 nm dikke lagen te gebruiken om het schakelvoltage onder de 
10 Volt te krijgen. Eerdere artikelen meldden helaas that de ferroelektrische 
schakelprestaties afnemen wanneer de laagdikte tot onder de 100 nm wordt gebracht. 
Gebruikelijke observaties waren een toename van het coercieve veld, een lagere remanente 
polarisatie en/of een langere schakeltijd. Enkele verklaringen werden aangedragen voor 
deze observaties, waaronder een afname van de kristalliniteit en een overgang van 
extrinsiek naar intrinsiek ferroelektrisch schakelen. In hoofdstukken 1 en 5 presenteerden 
we experimentele resultaten die de conclusie ondersteunen dat deze eerdere resultaten niet 
een eigenschap waren van P(VDF-TrFE) maar een eigenschap van de raakvlakken met de 
elektrodes. Met het gebruik van geleidende polymeren of edele metalen als bodem 
elektrodes lieten we zien dat de laagdikte omlaag gebracht kan worden tot 65 nm met 
amper enig effect op de remanente polarisatie, het coercieve veld of de schakeltijd. Deze 
verbeteringen maaktten het mogelijk om ferroelektrische polymeren te gebruiken voor niet-
vluchtige geheugens die schakelen bij een laag voltage. 
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In hoofdstuk 2 combineerden we P(VDF-TrFE) met een van poly(p-fenyleen 
vinyleen) (PPV) afgeleide geconjugeerde halfgeleider om polymere FeFETs te maken. 
Overdrachtsfunctiemetingen lieten zien dat de ferroelektrische polarisatie een drain stroom 
aan/uit verhouding induceerde van 103 bij een gate voltage van nul volt. Er werd ook 
aangetoond dat de geheugens een korte programmeertijd en een lange retentie hebben en 
bestand zijn tegen een hoog aantal keren herprogrammeren. Overdrachtsfunctiemetingen 
aan identieke maar niet-ferroelektrische FETs lieten geen significante hysterese zien, wat 
zekerheid bood dat de hysterese die we observeerden met de ferroelektrische FETs 
daadwerkelijk een ferroelektrisch effect was en niet kwam door een of ander onbedoeld 
effect. De hoeveelheid ferroelektrische polarisatie werd geschat op 25% van de remanente 
polarisatie van P(VDF-TrFFE). Nadat op deze manier FeFETs met een p-type halfgeleider 
waren aangetoond gingen we verder met ambipolaire geleiding in hoofdstuk 3. Ambipolaire 
geleiding, het transport van zowel gaten als elektronen, heeft de voorkeur bij state-of-the-
art toepassingen die geïntegreerde circuits gebruiken op basis van organische FETs. We 
lieten zien dat in een ambipolaire FeFET, de polariteit van het kanaal remanent geschakeld 
kan worden van p-type naar n-type en weer terug, afhankelijk van de polarisatietoestand 
van het ferroelektricum. Op basis van dit schakeleffect kunnen we zeggen dat FeFETs 
geschikt zijn als niet-vluchtige data-opslagelementen in toekomstige geïntegreerde circuits 
die gebaseerd zijn op ambipolaire organische FETs. 
In hoofdstukken 4 en 6 lieten we zien hoe je FeFETs kan maken met een laag 
programmeervoltage en een hoge veld effect mobiliteit. FeFETs met een 
programmeervoltage van 15 V werden gerealiseerd door de techniek die we gebruiken om 
het ferroelektricum te deponeren te optimaliseren, middels het gebruik van cyclohexanon 
als spin coat oplosmiddel, wat resulteerde in dunne, vlakke en defectvrije ferroelektrische 
lagen. Er werd ook gedemonstreerd dat deze dunne film FeFETs een goede retentie hebben. 
Hoge mobiliteit FeFETs werden gemaakt door het ferroelektricum te deponeren op de 
halfgeleider in plaats van andersom. Eerdere FeFETs hadden een structuur met de gate 
electrode onderop, wat de veld effect mobiliteit negatief beïnvloedde vanwege de hoge 
inherente ruwheid van P(VDF-TrFE) lagen. De halfgeleider daarentegen konden we op een 
manier spin coaten zodat de toplaag een lage ruwheid had, wat het mogelijk maaktte dat de 
transport mobiliteit een factor 10 hoger werd vergeleken met een equivalente bodemgate 
structuur. 
In hoofdstuk 7 presenteerden we (topgate) ferroelektrische metaal-isolator-
halfgeleider (MIS) diodes. We gebruiktten de MIS diodes om een belangrijke vraag te 
beantwoorden: Wat gebeurt er met de ferroelektrische polarisatie nadat de halfgeleider is 
geledigd van ladingsdragers? Capaciteit-voltage metingen lieten zien dat er geen remanente 
ladingsdragerledigheid optrad bij het ferroelektricum-halfgeleider raakvlak na een 
programmeeroperatie waarbij de halfgeleider geledigd wordt. Dit resultaat gaf aan dat 
unipolaire FeFETs een drain stroom bistabiliteit hebben bij een gate voltage van nul volt 
omdat ze òf in een toestand zijn waar het ferroelektricum ladingsdragers aantrekt in de 
halfgeleider òf gedepolariseerd zijn. De ladingsdichtheid per oppervlak geïnduceerd door 
de ferroelektrische polarisatie werd op een directe wijze gemeten en was 50% van de 
remanente polarisatie van P(VDF-TrFE), wat aanzienlijk meer was dan eerdere schattingen. 
Wij stellen dat Polymer FeFET een veelbelovende technologie voor goedkoop 
geheugen is op basis van de observaties van een lange geheugen retentie en de 




gebruikt als spin coat oplosmiddel. De hoge kwaliteit van het ferroelektricum-halfgeleider 
raakvlak die we gerealiseerd hebben met een topgate elektrode structuur heeft de 
geheugenprestaties wellicht ook verbeterd. Als de ferroelektrische depolarisatie 
geïnduceerd door de ladingsdragerledigheid van de halfgeleider, die geobserveerd werd met 
MIS diodes, nadelig mocht blijken te zijn dan zou het gebruik van een ambipolaire 
halfgeleider dit probleem moeten kunnen oplossen. 
 
 
 
